JPS6112286B2 - - Google Patents
Info
- Publication number
- JPS6112286B2 JPS6112286B2 JP55129586A JP12958680A JPS6112286B2 JP S6112286 B2 JPS6112286 B2 JP S6112286B2 JP 55129586 A JP55129586 A JP 55129586A JP 12958680 A JP12958680 A JP 12958680A JP S6112286 B2 JPS6112286 B2 JP S6112286B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- digit
- input
- encoding
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000004891 communication Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 208000003580 polydactyly Diseases 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/4915—Multiplying; Dividing
Landscapes
- Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55129586A JPS5755450A (en) | 1980-09-18 | 1980-09-18 | Producing system of multiple of four in binary coded decimal number |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55129586A JPS5755450A (en) | 1980-09-18 | 1980-09-18 | Producing system of multiple of four in binary coded decimal number |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5755450A JPS5755450A (en) | 1982-04-02 |
JPS6112286B2 true JPS6112286B2 (US06174465-20010116-C00003.png) | 1986-04-07 |
Family
ID=15013106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55129586A Granted JPS5755450A (en) | 1980-09-18 | 1980-09-18 | Producing system of multiple of four in binary coded decimal number |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5755450A (US06174465-20010116-C00003.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63164287U (US06174465-20010116-C00003.png) * | 1987-04-16 | 1988-10-26 |
-
1980
- 1980-09-18 JP JP55129586A patent/JPS5755450A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63164287U (US06174465-20010116-C00003.png) * | 1987-04-16 | 1988-10-26 |
Also Published As
Publication number | Publication date |
---|---|
JPS5755450A (en) | 1982-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6233597B1 (en) | Computing apparatus for double-precision multiplication | |
JPH0428180B2 (US06174465-20010116-C00003.png) | ||
US5745399A (en) | Decimal arithmetic apparatus and method | |
US3842250A (en) | Circuit for implementing rounding in add/subtract logic networks | |
US4677583A (en) | Apparatus for decimal multiplication | |
JPS6112286B2 (US06174465-20010116-C00003.png) | ||
JPH0149973B2 (US06174465-20010116-C00003.png) | ||
US6546411B1 (en) | High-speed radix 100 parallel adder | |
KR20020040937A (ko) | 잉여 이진수 연산을 채택한 디지털 곱셈 장치 및 방법 | |
JPH0157372B2 (US06174465-20010116-C00003.png) | ||
JP2682142B2 (ja) | 乗算装置 | |
JPS6049328B2 (ja) | 10進4倍数生成回路 | |
JPH07118654B2 (ja) | 算術演算装置 | |
JPH11126157A (ja) | 乗算方法および乗算回路 | |
JPH11316674A (ja) | Fod回路 | |
JPH04232529A (ja) | 多重ディジット10進数を2進数に変換する装置および統一された比復号器 | |
US5253194A (en) | Digital multiplier | |
JP3024549B2 (ja) | 循環演算にもとづく暗号文の復号化方法および装置 | |
JPS6054045A (ja) | 除算装置 | |
SU633013A1 (ru) | Устройство преобразовани двоичного кода в дес тичный | |
JPH04149728A (ja) | Rom式ディジタル演算回路 | |
JPH01176120A (ja) | デコーダ回路 | |
JPS5985540A (ja) | ±5進除算回路 | |
JPH01130628A (ja) | 加算回路 | |
JPH10187664A (ja) | 読み出し専用メモリ及び演算装置 |