JPS61118078U - - Google Patents
Info
- Publication number
- JPS61118078U JPS61118078U JP121185U JP121185U JPS61118078U JP S61118078 U JPS61118078 U JP S61118078U JP 121185 U JP121185 U JP 121185U JP 121185 U JP121185 U JP 121185U JP S61118078 U JPS61118078 U JP S61118078U
- Authority
- JP
- Japan
- Prior art keywords
- measurement pin
- defective
- redundant
- keyboard
- pin number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005259 measurement Methods 0.000 claims description 5
- 230000002950 deficient Effects 0.000 claims 2
- 238000012360 testing method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP121185U JPS61118078U (pl) | 1985-01-09 | 1985-01-09 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP121185U JPS61118078U (pl) | 1985-01-09 | 1985-01-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61118078U true JPS61118078U (pl) | 1986-07-25 |
Family
ID=30473752
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP121185U Pending JPS61118078U (pl) | 1985-01-09 | 1985-01-09 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61118078U (pl) |
-
1985
- 1985-01-09 JP JP121185U patent/JPS61118078U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2001210685A5 (pl) | ||
MY100894A (en) | Automated circuit tester. | |
CN205620509U (zh) | 一种双功能电路维修测试仪 | |
Rogers et al. | CHIEFS: A Concurrent, Hierachical, and Extensible Fault Simulator. | |
JPS61118078U (pl) | ||
EP0375919A3 (en) | Calculating ac chip performance using the lssd scan path | |
FR2756380B1 (fr) | Dispositif de controle de conformite de consommation d'un composant electronique dans une machine de tests | |
JPS593537U (ja) | 半導体素子検査装置の測子カ−ド | |
JPH025083U (pl) | ||
JPH01148871U (pl) | ||
JPS642173U (pl) | ||
JPS574556A (en) | Automatic tester for printed board | |
JPS6222568U (pl) | ||
JPH0261717B2 (pl) | ||
JPH01152216U (pl) | ||
JPS59160351U (ja) | 電源制御型cpu装置 | |
JPS5882674U (ja) | アナログテスタ | |
JPS6161474U (pl) | ||
JPS62117580U (pl) | ||
JPS621258U (pl) | ||
JPS58129274A (ja) | Lsiの試験方式 | |
JPS5921776U (ja) | 異常検出装置 | |
JPS6473267A (en) | Test data generation system for lsi | |
JPS6393576U (pl) | ||
JPH0415075U (pl) |