JPS61103245A - Extension system of machine word instruction system - Google Patents

Extension system of machine word instruction system

Info

Publication number
JPS61103245A
JPS61103245A JP22461584A JP22461584A JPS61103245A JP S61103245 A JPS61103245 A JP S61103245A JP 22461584 A JP22461584 A JP 22461584A JP 22461584 A JP22461584 A JP 22461584A JP S61103245 A JPS61103245 A JP S61103245A
Authority
JP
Japan
Prior art keywords
instruction
microinstruction
procedure
machine language
call
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP22461584A
Other languages
Japanese (ja)
Inventor
Naotaka Ogawa
直孝 小川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP22461584A priority Critical patent/JPS61103245A/en
Publication of JPS61103245A publication Critical patent/JPS61103245A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262—Arrangements for next microinstruction selection
    • G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs

Abstract

PURPOSE:To improve the executing efficiency by attaining the extension of an instruction system by a program of software and therefore constituting the instruction system in response to the request of the software. CONSTITUTION:A machine word instruction analyzing part 10 analyzes a machine instruction given through an input terminal A and outputs it to a machine word instruction executing part 20 for execution as long as the ana lyzed instruction is equal to an instruction excepting for a call instruction of a microinstruction. If the input machine instruction is equal to said call instruc tion, the information on a call function is outputted to an analysis mechanism for call of microinstruction procedure. The mechanism 30 outputs the correspond ing instruction procedure information to a microprocedure call mechanism 50 out of the information on the instruction procedure group held by the 1st memory 40 according to an input signal. The mechanism 50 calls and executed the corresponding instruction procedure out of the microinstruction procedure group held by the 2nd memory 60 based on the input signal. Thus an instruction system can be extended by a software program of the storage contents of both memories 40 and 60.

Description

【発明の詳細な説明】 （技術分野） 本発明は機械語命令体系の拡張方式に関し、特にプログ
ラミングによるデータ処理装置の機械語命令体系の拡張
方式に関するものである。DETAILED DESCRIPTION OF THE INVENTION (Technical Field) The present invention relates to a method for expanding a machine language instruction system, and more particularly to a method for expanding a machine language instruction system for a data processing device by programming.

（従来技術） 従来、データ処理装置の機械語命令体系の拡張は中央演
算処理装置自体を改造しなければならずソフトウェアの
要求に応じて柔軟に命令を拡張することは不可能であっ
た。(Prior Art) Conventionally, expanding the machine language instruction system of a data processing device requires modifying the central processing unit itself, making it impossible to flexibly expand instructions in accordance with software requirements.

また、従来の機械語命令体系の拡張方式としては命令の
拡張によって処理すればよい機能でも機械語で作成され
た副プログラムによって実現されていたため実行時性能
を下げる等の欠点を有していた。In addition, conventional methods for expanding machine language instruction systems have had drawbacks such as lower execution performance because functions that can be processed by expanding instructions are realized by subprograms written in machine language.

（発明の目的） 本発明の目的は従来のこの種の拡張方式の欠点を除去す
ると共にソフトウェアのグログミ／グによるデータ処理
装置の命令体系の拡張を可能にし、ソフトウェアの必要
に応じて命令体系を拡張可能になるよう柔軟性を高めた
機械語命令体系の拡張方式を提供することにある。(Object of the Invention) The object of the present invention is to eliminate the drawbacks of conventional expansion methods of this type, and also to enable expansion of the command system of a data processing device by software logging/programming, and to adjust the command system according to the needs of the software. The object of the present invention is to provide an expansion method for a machine language instruction system that is highly flexible so as to be extensible.

更に本発明の他の目的は拡張命令ｔｍ械語命令ではなく
マイクロ命令の組み合せで作成することにより該拡張命
令を高速に実行する機能もつ機械。Another object of the present invention is to provide a machine having a function of executing extended instructions at high speed by creating extended instructions tm not by machine instructions but by a combination of microinstructions.

語命令体系の拡張方式を提供することにある。The purpose of this invention is to provide an expansion method for the language instruction system.

（発明の構成） 本発明によれば、機械語命令を解析する機械語命令解析
機構と前記機械語命令を実行する機械語命令実行機構と
、マイクロ命令手続呼出解析機解析するマイクロ命令手
続呼出解析機構と、マイクロ命令手続を呼出し実行する
マイクロ命令手続呼出機構と、マイクロ命令手続群に関
する情報を記憶保持する随時書出・読込可能な第１の記
憶装置と、マイクロ命令手続群を記憶保持する随時書出
・読込可能な第２の記憶装置よシ構成されることを特徴
とする機械語命令系の拡張方式が得られる。(Structure of the Invention) According to the present invention, a machine language instruction analysis mechanism that analyzes machine language instructions, a machine language instruction execution mechanism that executes the machine language instructions, and a microinstruction procedure call analyzer that analyzes the machine language instructions. a microinstruction procedure calling mechanism that calls and executes the microinstruction procedure; a first memory device that can be written to and read from and to the memory at any time for storing and retaining information regarding the microinstruction procedure group; A machine language instruction system expansion system is obtained, which is characterized by being configured with a second storage device that can be written to and read from.

（実施例） 次に、本発明の実施例について図面を参照してｊｌ　　
　　　　　　説明する・ 図面には本発明の一実施例を示す。図において、本発明
の一実施例は入力端千人からの機械語命令を解析する機
械語解析機構１０と、この機械語命令解析機構１０の出
力信号を入力信号とする機械語命令実行機構２０および
マイクロ命令手続呼出解析機Ｗｔ３０と、このマイクロ
命令手続呼出解析機構３０の出力信号を入力信号とする
マイクロ命令手続呼出機構５０と、マイクロ命令手続群
に関する情報を記憶保持する第１の記憶装置４０と、マ
イクロ命令手続群を記憶保持する第２の記憶装置６０と
を含む。(Example) Next, an example of the present invention will be described with reference to the drawings.
Description: The drawings show an embodiment of the present invention. In the figure, one embodiment of the present invention includes a machine language analysis mechanism 10 that analyzes machine language instructions from 1,000 input terminals, and a machine language instruction execution mechanism 20 that uses the output signal of this machine language instruction analysis mechanism 10 as an input signal. and a microinstruction procedure call analyzer Wt30, a microinstruction procedure call mechanism 50 that receives the output signal of the microinstruction procedure call analysis mechanism 30 as an input signal, and a first storage device 40 that stores and holds information regarding the microinstruction procedure group. and a second storage device 60 that stores and holds a group of microinstruction procedures.

機械語命令解析機構１０は入力端子Ａからの機械命令を
解析し、解析の結果その命令がマイクロ命令呼出命令以
外の命令ならば機械語命令実行機構３０に出力する。機
械語命令機構２０はこの信号に従い命令の実行をおこな
う。The machine language instruction analysis mechanism 10 analyzes the machine instruction from the input terminal A, and outputs it to the machine language instruction execution mechanism 30 if the instruction is other than a microinstruction calling instruction as a result of the analysis. The machine language instruction mechanism 20 executes instructions according to this signal.

入力端千人からの機械語命令がマイクロ命令呼出命令な
らば機械語命令解析機構１０はマイクロ命令手続呼出解
析機構３０に呼出機能に関する情報を出力する。マイク
ロ命令手続呼出解析機構３０１はこの入力信号をもとに
第１の記憶装置に記憶保　　　　□持しているマイクロ
命令手続群に関する情報よシ該当するマイクロ命令手続
の情報をマイクロ命令手続呼出機＄３０に出力する。Ｖ
イクロ命令手続呼出機構５０は入力信号に基づいて第２
の記憶装置６０に記憶保持されているマイクロ（微小）
命令手続群よシ該当マイクロ命令手続を呼出して実行さ
せる。If the machine language instruction from the input terminal is a microinstruction call instruction, the machine language instruction analysis mechanism 10 outputs information regarding the calling function to the microinstruction procedure call analysis mechanism 30. Based on this input signal, the microinstruction procedure call analysis mechanism 301 stores information on the microinstruction procedure group in the first storage device and stores information on the corresponding microinstruction procedure in the microinstruction procedure calling machine $. Output to 30. V
The microcommand procedure calling mechanism 50 performs a second call based on the input signal.
micro (micro) stored in the storage device 60 of
The corresponding microinstruction procedure is called from the instruction procedure group and executed.

このように本発明の一実施例では第１訃よび第２記憶装
置４０．６０の記憶内容のソフトウェアによる変更、置
換によシ機械語命令解析機構１０゜機械語命令実行機構
２０マイクロ命令手続呼出解析機構３０１マイクロ命令
手続呼出機構５ｏを変更することなしく機械語命令体系
の拡張を可能とし更に拡張機能をマイクロ命令手続によ
って実現させることによって高速実行を可能にする。In this way, in one embodiment of the present invention, the storage contents of the first and second storage devices 40 and 60 can be modified and replaced by software, including the machine language instruction analysis mechanism 10, the machine language instruction execution mechanism 20, and the microinstruction procedure call. It is possible to expand the machine language instruction system without changing the analysis mechanism 301 and the microinstruction procedure calling mechanism 5o, and further, by realizing the expanded function by the microinstruction procedure, high-speed execution is possible.

（発明の効果） 本発明は以上説明したようにソフトウェアのプログラム
による命令体系の拡張を可能にしたことＫよシ命令体系
をソフトウェアの必要に応じて構成し実行効率の向上さ
せる効果がある。(Effects of the Invention) As described above, the present invention has the effect of making it possible to expand the instruction system by means of a software program, and improving the execution efficiency by configuring the instruction system according to the needs of the software.

【図面の簡単な説明】[Brief explanation of drawings]

図面は本発明の一実施例における機能ブロックを示す図
である。 １０・・・機械語命令解析機構、２０・・・機械語命令
実行機構、３０・・・マイクロ命令手続呼出解析機構、
４０・・・第１の記憶装置、５０・・・マイクロ命令手
続呼出機構、６０・・・第２の記憶装置。The drawing is a diagram showing functional blocks in an embodiment of the present invention. 10... Machine language instruction analysis mechanism, 20... Machine language instruction execution mechanism, 30... Micro instruction procedure call analysis mechanism,
40... First storage device, 50... Microinstruction procedure calling mechanism, 60... Second storage device.

Claims (1)

【特許請求の範囲】[Claims] 機械語命令を解析する機械語命令解析機構と、前記機械
語命令を実行する機械語命令実行機構と、マイクロ命令
手続呼出命令を解析するマイクロ命令手続呼出解析機構
と、マイクロ命令手続を呼出し実行するマイクロ命令手
続呼出機構と、マイクロ命令手続群に関する情報を記憶
保持する随時書出・読込可能な第１の記憶装置と微小命
令手続群を記憶保持する随時書出・読込可能な第２の記
憶装置とより構成されることを特徴とする機械語命令体
系の拡張方式。A machine language instruction analysis mechanism that analyzes machine language instructions, a machine language instruction execution mechanism that executes the machine language instructions, a microinstruction procedure call analysis mechanism that analyzes microinstruction procedure call instructions, and a microinstruction procedure call analysis mechanism that calls and executes the microinstruction procedure. A microinstruction procedure calling mechanism, a first storage device that can be written to and read from at any time and that stores and holds information regarding a group of microinstruction procedures, and a second storage device that can be written to and read from and to any time that stores and holds information about a group of microinstruction procedures. An expansion method for a machine language instruction system characterized by consisting of the following.
JP22461584A 1984-10-25 1984-10-25 Extension system of machine word instruction system Pending JPS61103245A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22461584A JPS61103245A (en) 1984-10-25 1984-10-25 Extension system of machine word instruction system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22461584A JPS61103245A (en) 1984-10-25 1984-10-25 Extension system of machine word instruction system

Publications (1)

Publication Number Publication Date
JPS61103245A true JPS61103245A (en) 1986-05-21

Family

ID=16816490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22461584A Pending JPS61103245A (en) 1984-10-25 1984-10-25 Extension system of machine word instruction system

Country Status (1)

Country Link
JP (1) JPS61103245A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0452332U (en) * 1990-09-10 1992-05-01

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0452332U (en) * 1990-09-10 1992-05-01

Similar Documents

Publication Publication Date Title
JP2666847B2 (en) Heterogeneous language communication method
US4780819A (en) Emulator system utilizing a program counter and a latch coupled to an emulator memory for reducing fletch line of instructions stored in the emulator memory
JPH04245543A (en) Method and device for executing subprogram calling and compiler device
JPS61103245A (en) Extension system of machine word instruction system
JPH0259829A (en) Microcomputer
JPH0131218B2 (en)
JPS5936838A (en) Controlling method of interface
JPS61151745A (en) Interruption processing system
JPH0381854A (en) Memory access system
JPH05127945A (en) Program execution situation analysis system
JPH02263256A (en) Microcomputer and controller
JPH0675757A (en) Link system for virtual space resident program
JPH0883188A (en) Multitask processing computer
JPH0337719A (en) System for expanding master file on main storage device
JPH02148221A (en) Microcontroller
JPS63228332A (en) Control system for executing instruction
JPS6365978B2 (en)
JPH07175656A (en) Address holding device for substitution
JPH01142836A (en) Debugging system for parallel processing system
JPH04322327A (en) Subroutine sharing method
JPH0243626A (en) Apparatus for controlling execution speed of computer processor
JPH01121937A (en) Microcomputer
JPH03208140A (en) Input/output log recording system
JPH05233026A (en) Microcomputer circuit
KR960024999A (en) Interprocess Communication Method in CHILL Simulation Environment