JPS61101855A - 多重仮想記憶システムにおけるｔｌｂ制御方式 - Google Patents

多重仮想記憶システムにおけるｔｌｂ制御方式

Info

Publication number
JPS61101855A
JPS61101855A JP59223240A JP22324084A JPS61101855A JP S61101855 A JPS61101855 A JP S61101855A JP 59223240 A JP59223240 A JP 59223240A JP 22324084 A JP22324084 A JP 22324084A JP S61101855 A JPS61101855 A JP S61101855A
Authority
JP
Japan
Prior art keywords
tlb
register
logical address
conversion data
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59223240A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0351015B2 (enExample
Inventor
Tsuyoshi Mori
森　強
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59223240A priority Critical patent/JPS61101855A/ja
Publication of JPS61101855A publication Critical patent/JPS61101855A/ja
Publication of JPH0351015B2 publication Critical patent/JPH0351015B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59223240A 1984-10-24 1984-10-24 多重仮想記憶システムにおけるｔｌｂ制御方式 Granted JPS61101855A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59223240A JPS61101855A (ja) 1984-10-24 1984-10-24 多重仮想記憶システムにおけるｔｌｂ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59223240A JPS61101855A (ja) 1984-10-24 1984-10-24 多重仮想記憶システムにおけるｔｌｂ制御方式

Publications (2)

Publication Number Publication Date
JPS61101855A true JPS61101855A (ja) 1986-05-20
JPH0351015B2 JPH0351015B2 (enExample) 1991-08-05

Family

ID=16794992

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59223240A Granted JPS61101855A (ja) 1984-10-24 1984-10-24 多重仮想記憶システムにおけるｔｌｂ制御方式

Country Status (1)

Country Link
JP (1) JPS61101855A (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553077A (en) * 1978-06-23 1980-01-10 Fujitsu Ltd Multi-virtual data processing system
JPS56163570A (en) * 1980-05-16 1981-12-16 Fujitsu Ltd Multiple imaginary storage control system for multiple virtual computer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553077A (en) * 1978-06-23 1980-01-10 Fujitsu Ltd Multi-virtual data processing system
JPS56163570A (en) * 1980-05-16 1981-12-16 Fujitsu Ltd Multiple imaginary storage control system for multiple virtual computer system

Also Published As

Publication number Publication date
JPH0351015B2 (enExample) 1991-08-05

Similar Documents

Publication Publication Date Title
JP3740195B2 (ja) データ処理装置
US5761734A (en) Token-based serialisation of instructions in a multiprocessor system
US6263403B1 (en) Method and apparatus for linking translation lookaside buffer purge operations to cache coherency transactions
JPS6135584B2 (enExample)
US5555395A (en) System for memory table cache reloads in a reduced number of cycles using a memory controller to set status bits in the main memory table
JPH04320553A (ja) アドレス変換機構
JPH08235072A (ja) セットアソシアティブ方式メモリの動的分画化方法及び装置
JPH03142644A (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
JPS60142451A (ja) アドレス変換制御方式
US6553477B1 (en) Microprocessor and address translation method for microprocessor
US7269825B1 (en) Method and system for relative address translation
US6766434B2 (en) Method for sharing a translation lookaside buffer between CPUs
EP0284751B1 (en) Cache memory
JP2930071B2 (ja) 情報処理装置およびプロセッサ
US6990551B2 (en) System and method for employing a process identifier to minimize aliasing in a linear-addressed cache
US5390312A (en) Access look-aside facility
US6598050B1 (en) Apparatus and method for limited data sharing in a multi-tasking system
JPH0519176B2 (enExample)
JP2007280421A (ja) データ処理装置
JPH0769866B2 (ja) アドレス変換装置
JPH0760411B2 (ja) バッファ記憶制御装置
JPH02292648A (ja) 多重仮想記憶システムおよびアドレス制御装置
JPS61101855A (ja) 多重仮想記憶システムにおけるｔｌｂ制御方式
JPH03110648A (ja) データ処理システム
JP2005108262A (ja) データ処理装置