JPS6081940A - フレ−ム同期回路 - Google Patents

フレ−ム同期回路

Info

Publication number
JPS6081940A
JPS6081940A JP58190314A JP19031483A JPS6081940A JP S6081940 A JPS6081940 A JP S6081940A JP 58190314 A JP58190314 A JP 58190314A JP 19031483 A JP19031483 A JP 19031483A JP S6081940 A JPS6081940 A JP S6081940A
Authority
JP
Japan
Prior art keywords
frame synchronization
circuit
signal
frame
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58190314A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0210617B2 (enrdf_load_stackoverflow
Inventor
Toshibumi Sato
俊文 佐藤
Yoshihiko Akaiwa
芳彦 赤岩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58190314A priority Critical patent/JPS6081940A/ja
Publication of JPS6081940A publication Critical patent/JPS6081940A/ja
Publication of JPH0210617B2 publication Critical patent/JPH0210617B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Synchronizing For Television (AREA)
JP58190314A 1983-10-12 1983-10-12 フレ−ム同期回路 Granted JPS6081940A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58190314A JPS6081940A (ja) 1983-10-12 1983-10-12 フレ−ム同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58190314A JPS6081940A (ja) 1983-10-12 1983-10-12 フレ−ム同期回路

Publications (2)

Publication Number Publication Date
JPS6081940A true JPS6081940A (ja) 1985-05-10
JPH0210617B2 JPH0210617B2 (enrdf_load_stackoverflow) 1990-03-08

Family

ID=16256106

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58190314A Granted JPS6081940A (ja) 1983-10-12 1983-10-12 フレ−ム同期回路

Country Status (1)

Country Link
JP (1) JPS6081940A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999066661A1 (en) * 1998-06-19 1999-12-23 Telefonaktiebolaget Lm Ericsson (Publ) Frame synchronization techniques and systems for spread spectrum radiocommunication

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1999066661A1 (en) * 1998-06-19 1999-12-23 Telefonaktiebolaget Lm Ericsson (Publ) Frame synchronization techniques and systems for spread spectrum radiocommunication

Also Published As

Publication number Publication date
JPH0210617B2 (enrdf_load_stackoverflow) 1990-03-08

Similar Documents

Publication Publication Date Title
US4027335A (en) DC free encoding for data transmission system
US4584695A (en) Digital PLL decoder
USRE31311E (en) DC Free encoding for data transmission system
US4215430A (en) Fast synchronization circuit for phase locked looped decoder
US4234897A (en) DC Free encoding for data transmission
CA1152598A (en) Method for monitoring the bit error rate of a digital transmission system
JPS594900B2 (ja) クロック再生回路
US4472686A (en) Circuit for reproducing and demodulating modulated digital signals
US5040193A (en) Receiver and digital phase-locked loop for burst mode data recovery
US5056114A (en) Method and apparatus for decoding Manchester encoded data
US3819853A (en) System for synchronous data transmission through a digital transmission channel
US4525848A (en) Manchester decoder
EP0564283A2 (en) Miller-squared decoder with erasure flag output
US5321727A (en) Signal phasing arrangement in a system for doubling the digital channel
US4087627A (en) Clock regenerator comprising a reversible shift register and a controllable frequency divider
US4163946A (en) Noise-immune master timing generator
JPS6081940A (ja) フレ−ム同期回路
US5063575A (en) Apparatus and method for proper byte alignment in an encoder/decoder
JPS6345934A (ja) ビツト同期回路及び方法
US4484142A (en) Phase detector circuit
US4327442A (en) Clock recovery device
US4540947A (en) FM Signal demodulating apparatus
JPS5819056A (ja) クロツク再生回路
CA1257933A (en) Synchronous encoder
CA1132668A (en) Fast synchronization circuit for phase locked looped decoder