JPH0210617B2 - - Google Patents
Info
- Publication number
- JPH0210617B2 JPH0210617B2 JP58190314A JP19031483A JPH0210617B2 JP H0210617 B2 JPH0210617 B2 JP H0210617B2 JP 58190314 A JP58190314 A JP 58190314A JP 19031483 A JP19031483 A JP 19031483A JP H0210617 B2 JPH0210617 B2 JP H0210617B2
- Authority
- JP
- Japan
- Prior art keywords
- frame synchronization
- circuit
- signal
- frame
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 claims description 53
- 230000008929 regeneration Effects 0.000 claims description 14
- 238000011069 regeneration method Methods 0.000 claims description 14
- 230000001360 synchronised effect Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 22
- 101100154785 Mus musculus Tulp2 gene Proteins 0.000 description 8
- 230000007704 transition Effects 0.000 description 8
- 238000010295 mobile communication Methods 0.000 description 3
- 230000010363 phase shift Effects 0.000 description 3
- 238000004904 shortening Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000005562 fading Methods 0.000 description 2
- 101150065817 ROM2 gene Proteins 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Synchronizing For Television (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58190314A JPS6081940A (ja) | 1983-10-12 | 1983-10-12 | フレ−ム同期回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58190314A JPS6081940A (ja) | 1983-10-12 | 1983-10-12 | フレ−ム同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6081940A JPS6081940A (ja) | 1985-05-10 |
| JPH0210617B2 true JPH0210617B2 (enrdf_load_stackoverflow) | 1990-03-08 |
Family
ID=16256106
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58190314A Granted JPS6081940A (ja) | 1983-10-12 | 1983-10-12 | フレ−ム同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6081940A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ATE382216T1 (de) * | 1998-06-19 | 2008-01-15 | Ericsson Telefon Ab L M | Rahmensynchronisierungsverfahren und - einrichtungen |
-
1983
- 1983-10-12 JP JP58190314A patent/JPS6081940A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6081940A (ja) | 1985-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4541104A (en) | Framing circuit for digital system | |
| US6545507B1 (en) | Fast locking CDR (clock and data recovery circuit) with high jitter tolerance and elimination of effects caused by metastability | |
| EP0773653B1 (en) | Method and apparatus for decoding Manchester-encoded data | |
| US7133482B2 (en) | Decoding method and Manchester decoder | |
| US5889820A (en) | SPDIF-AES/EBU digital audio data recovery | |
| JPH06216655A (ja) | 復調回路 | |
| JPS594900B2 (ja) | クロック再生回路 | |
| US4841167A (en) | Clock recovering device | |
| USRE31311E (en) | DC Free encoding for data transmission system | |
| US5056114A (en) | Method and apparatus for decoding Manchester encoded data | |
| CA1212723A (en) | System for transmitting digital information signals | |
| US6018513A (en) | Communication control apparatus | |
| JP3520388B2 (ja) | データ受信装置、データ受信方法及び電子機器 | |
| US5297164A (en) | Digital communications systems | |
| US5850419A (en) | Time diversity communication method and communication device | |
| JPH0771060B2 (ja) | フレーム同期保護回路 | |
| JPH09312638A (ja) | バーストフレーム位相同期回路 | |
| JP2812665B2 (ja) | 通信網のデータ衝突検出回路および検出方法 | |
| JPH0210617B2 (enrdf_load_stackoverflow) | ||
| JPH0142537B2 (enrdf_load_stackoverflow) | ||
| CA2052811C (en) | Framing bit sequence detection in digital data communication systems | |
| JPH08331118A (ja) | デジタル無線電話装置の基準クロック再生方法及び装置 | |
| JP3229994B2 (ja) | フレーム信号のフレーム同期回路 | |
| US6307904B1 (en) | Clock recovery circuit | |
| JPH0134489B2 (enrdf_load_stackoverflow) |