JPS6052166A - Binary-coding display method of picture signal - Google Patents

Binary-coding display method of picture signal

Info

Publication number
JPS6052166A
JPS6052166A JP58161309A JP16130983A JPS6052166A JP S6052166 A JPS6052166 A JP S6052166A JP 58161309 A JP58161309 A JP 58161309A JP 16130983 A JP16130983 A JP 16130983A JP S6052166 A JPS6052166 A JP S6052166A
Authority
JP
Japan
Prior art keywords
signal
polarity
binary
random number
dither signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58161309A
Other languages
Japanese (ja)
Inventor
Motohiko Naka
中 基孫
Hiroaki Kodera
宏曄 小寺
Yukifumi Tsuda
津田 幸文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58161309A priority Critical patent/JPS6052166A/en
Publication of JPS6052166A publication Critical patent/JPS6052166A/en
Pending legal-status Critical Current

Links

Landscapes

  • Facsimile Image Signal Circuits (AREA)

Abstract

PURPOSE:To attain binary intermediate tone display without granular noise by introducing regularity to a dither signal to be added to a picture signal level. CONSTITUTION:A longitudinal axis is an amplitude of a dither signal and a lateral axis represents a picture element step and a1, a2, a3- are uniform random numbers. The polarity of the dither signal is inverted at each picture element and one uniform random number is given at one positive/negative cycle of the polarity. Since the polarity of a random number of the dither signal is inverted at a prescribed pitch, the periodicity is added at random. Thus, in adding the random number of the polarity inversion type to an original signal and binary-coding the original signal, since the regularity by the pitch frequency is introduced, the effect suppressing granular noise is generated. Thus, the binary intermediate the display without granular noise is attained in this way.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は中間調表現の可能な画像信号の2値化表示方法
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a method for binarizing and displaying image signals capable of expressing halftones.

従来例の構成とその問題点 従来、2値による中間調表示方式には、各種のアルゴリ
ズムがある0これらのうち、最も簡便な方法としては、
乱数を画信号レベルに付加し、ある閾値で2値化するい
わゆるランダムディザ法が知られている。この原理を第
1図を用いて説明する0 第1図において、1oは加算器、11は比較器である。
Conventional configuration and its problems Conventionally, there are various algorithms for binary halftone display methods. Among these, the simplest method is:
A so-called random dither method is known in which a random number is added to the image signal level and binarized at a certain threshold. This principle will be explained using FIG. 1. In FIG. 1, 1o is an adder and 11 is a comparator.

(m、n)を原画データの原画における座標とすると、
加算器10で原画データfm、n と乱数am、n を
加えて得た信号f’m、n を比較器11に加え、これ
が閾値TKUしてf’m 、 n≧Tならば出力データ
ー、n を1とし、f’m、n<Tならq出力データー
m、n を0と決定する。この2値化決定方法は第2図
に示すように、乱数Cm、n ’Fr:原画データfm
、n と比較器11により比較してデータcm、n の
1又は○を決定する方式と同様な出力データGm、nが
得られる。上記の手法の場合に原画データに付加する乱
数Cm、n id:ディザ信号と呼ばれる。このディザ
信号Cnl、Hに−掻乱数を用いる方法が、もっとも簡
易な手法である。l〜かし、この手法では粒状性雑音が
目立つ欠点がある。すなわち、一般に2値による中間調
表示では、画像の変化に追随するだめには、ある程度の
ランダム性を必要とするが、反面、ランダム性による視
覚的な粒状性雑音が発生し画質を劣化させる。
If (m, n) are the coordinates of the original image data in the original image,
The signal f'm,n obtained by adding the original image data fm,n and the random number am,n in the adder 10 is added to the comparator 11, and this becomes the threshold TKU and becomes f'm.If n≧T, the output data, n is set to 1, and if f'm,n<T, q output data m,n is determined to be 0. As shown in FIG. 2, this binarization determination method is as follows: random numbers Cm, n'Fr: original image data fm
, n by the comparator 11 to obtain output data Gm,n similar to the method of determining whether the data cm,n is 1 or O. In the case of the above method, the random number Cm, nid added to the original image data is called a dither signal. The simplest method is to use -disturbance numbers for the dither signals Cnl and H. However, this method has the disadvantage of conspicuous granular noise. That is, in general, binary halftone display requires a certain degree of randomness in order to follow changes in the image, but on the other hand, the randomness generates visual grain noise and deteriorates the image quality.

発明の目的 本発明は上記の欠点を解消するもので、粒状性雑音のな
い2値による中間調表示を可能とする画像信号の2値化
表示方法を提供することを目的とする0 発明の構成 上記目的を達成するだめに、本発明は各画素の画信号レ
ベルに、極性が画素ステップ毎に反転し、極性の正負1
サイクルで1つの乱数値を与える信号を付加し2値化処
理を行なうようにしだ画像信号の2値化表示方法である
OBJECTS OF THE INVENTION The present invention solves the above-mentioned drawbacks, and an object of the present invention is to provide a binary display method for image signals that enables binary halftone display without grainy noise. In order to achieve the above object, the present invention inverts the polarity of the pixel signal level of each pixel for each pixel step, so that the polarity is positive or negative.
This is a binarization display method of an image signal in which a signal that gives one random value per cycle is added and binarization processing is performed.

実施例の説明 以下本発明の実施例について図面とともに詳細に説明す
る。
DESCRIPTION OF EMBODIMENTS Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.

視覚的な粒状性雑音は、空間周波数領域における低周波
成分に依存する。そこで、本発明はこの粒状性を抑制す
るために、画信号レベルに付加するディザ信号に規則性
を導入する。この規則性は低周波数域における雑音成分
を抑える。
Visual graininess depends on low frequency components in the spatial frequency domain. Therefore, in order to suppress this graininess, the present invention introduces regularity to the dither signal added to the image signal level. This regularity suppresses noise components in the low frequency range.

第3図は、本発明のディザ信号を1次元で示した図で、
だて軸はディザ信号の振巾、横軸は画素ステップをあら
れす。(’11 a2 、”s・・・・・・)は一様乱
数である。このディザ信号は極性が1画素ステップずつ
反転する。又、極性の正負1サイクルで1つの一様乱数
を与えるものである。第4図は、本発明のディザ信号を
2次元で示しだ図で、原画データの2次元の平面座標(
m、n)においてもm、nの両方向に1画素ステップず
つ反転させ、極性の正負1サイクルで1つの一様乱数を
与える。
FIG. 3 is a one-dimensional diagram showing the dither signal of the present invention.
The vertical axis shows the amplitude of the dither signal, and the horizontal axis shows the pixel step. ('11 a2, "s...") is a uniform random number. The polarity of this dither signal is inverted one pixel step at a time. Also, one uniform random number is given in one cycle of positive and negative polarity. FIG. 4 is a diagram showing the dither signal of the present invention in two dimensions, and shows the two-dimensional plane coordinates of the original image data (
m, n) is also inverted one pixel step at a time in both m and n directions, and one uniform random number is given in one cycle of positive and negative polarity.

(bll b21 bs・・・・・・)は一様乱数であ
る。
(bll b21 bs...) is a uniform random number.

第5図は本発明を実施するだめの回路構成図である。原
画の座標をmとnとすると、m方向の画素の同期クロッ
クdをフリップ・フロップ回路21に通して周波数を捧
に落した信号fをカウンタ20に入力させ、カウンタ2
0の出力gをアドレスとしてROM23に入力させる。
FIG. 5 is a circuit diagram for implementing the present invention. Assuming that the coordinates of the original image are m and n, the synchronized clock d of the pixels in the m direction is passed through the flip-flop circuit 21 and the signal f whose frequency has been lowered is inputted to the counter 20.
The output g of 0 is input to the ROM 23 as an address.

まだn方向の画素の同期クロックeをフリップ・フロッ
プ回路22に通して周波数を係に落しだ信号りを、同様
にROM23のアドレス線に入力する。ROM23には
、予め凝似的な一様乱数を納めておき、カウンタ20の
出力g′と信号りによって決定されるアドレスによって
m方向とn方向において2画素ごとに乱数が発生するよ
うにする。ROM23の出力データコと原画データCと
の加減算を加減算器24によりおこない、この加減算の
切り換えを信号fとhの排他的論理和回路26の出力信
号1により行なう。この加減算器24の出力信号りと閾
値eとの比較を比較器25によりおこない、出力信号P
のオンかオフかを決定し2値化する。
The synchronized clock e of the pixel in the n direction is passed through the flip-flop circuit 22, and the signal whose frequency is lowered is similarly input to the address line of the ROM 23. The ROM 23 stores in advance a uniform random number, and a random number is generated for every two pixels in the m direction and the n direction according to the address determined by the output g' of the counter 20 and the signal. Addition and subtraction between the output data C of the ROM 23 and the original image data C is performed by an adder/subtractor 24, and the switching between addition and subtraction is performed by the output signal 1 of the exclusive OR circuit 26 of the signals f and h. The comparator 25 compares the output signal of the adder/subtracter 24 with the threshold value e, and outputs the output signal P.
It determines whether the signal is on or off and converts it into a binary value.

第3図および第4図に例示したディザ信号は、従来の乱
数と異なり、乱数の極性が2定ピッチて反転しているた
め、ランダム性に周期性が付加される0しだがって、第
5図に説明したようにこのような極性反転型の乱数を原
信号に加えて2値化を行えば、従来の単純なう/ダムデ
ィザ法に比べて、ピッチ周波数による規則性が導入され
るため粒状性雑音が抑制される効果を生ずる。すなわち
空間周波数について信うならば、乱数による雑音成分は
、極性反転のピッチ周波数の近傍に集中し雑音分布の低
域成分が高域側へ移動させられる結果、視覚的な雑音の
平滑化作用となる。
The dither signals illustrated in FIGS. 3 and 4 differ from conventional random numbers in that the polarity of the random numbers is inverted at two fixed pitches. As explained in Figure 5, if such polarity-inverted random numbers are added to the original signal and binarized, regularity due to pitch frequency is introduced compared to the conventional simple U/Dum dither method. This produces the effect of suppressing granular noise. In other words, if we believe in spatial frequency, the noise components due to random numbers will be concentrated near the pitch frequency of polarity reversal, and the low frequency components of the noise distribution will be moved to the high frequency side, resulting in a visual noise smoothing effect. .

発明の効果 以上のように、本発明は各画素の画信号レベルに極性が
画素ステップ毎に反転し極性の正負1サイクルで1つの
乱数値を与える信号を付加して、これを2値化処理する
ようにした画像信号の2値化表示方法で、粒状性雑音の
ない中間調表示を2値化号により表示することができる
Effects of the Invention As described above, the present invention adds a signal whose polarity is reversed at each pixel step to the pixel signal level of each pixel and gives one random value in one cycle of positive or negative polarity, and then performs binarization processing on this signal. With the binarization display method of an image signal, it is possible to display a halftone display without grainy noise using a binarization code.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図および第2図は各々従来の2値化中間調表示方法
を行なうだめの信号処理系のブロック図、゛ 第3図は
本発明による2値化中間調表示方法におけるディザ信号
を一次元で示した図、第4図は本発明による2値化中間
調表示方法におけるディザ信号を二次元で示しだ図、第
6図は本発明による2値化表示方法を実施するだめの回
路系の実施例を示すブロック図である。 20・・・・・・カウンタ、21.22・・・・・フリ
ップ・フロップ回路、23・・・・・・ROM、24・
・・・・・加減算器、25・・・・・・比較器、26・
・・・・・排他的論理和回路。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第1
図 C隋、71 43図 第4図
1 and 2 are block diagrams of a signal processing system for performing the conventional binary halftone display method, respectively. 4 is a two-dimensional diagram showing the dither signal in the binarized halftone display method according to the present invention, and FIG. 6 is a diagram showing the circuit system for implementing the binarized display method according to the present invention. It is a block diagram showing an example. 20...Counter, 21.22...Flip-flop circuit, 23...ROM, 24...
...Adder/subtractor, 25...Comparator, 26.
...Exclusive OR circuit. Name of agent: Patent attorney Toshio Nakao and 1 other person No. 1
Figure C Sui, 71 43 Figure 4

Claims (1)

【特許請求の範囲】[Claims] 各画素の画信号レベルに極性が画素ステップ毎に反転し
、極性の正負1サイクルで1つの乱数値を与える信号を
付加した後、2値化処理することを特徴とする画像信号
の2値化表示方法。
Binarization of image signals characterized by adding a signal whose polarity is reversed for each pixel step and giving one random value in one cycle of positive or negative polarity to the pixel signal level of each pixel, and then performing a binarization process. Display method.
JP58161309A 1983-09-01 1983-09-01 Binary-coding display method of picture signal Pending JPS6052166A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58161309A JPS6052166A (en) 1983-09-01 1983-09-01 Binary-coding display method of picture signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58161309A JPS6052166A (en) 1983-09-01 1983-09-01 Binary-coding display method of picture signal

Publications (1)

Publication Number Publication Date
JPS6052166A true JPS6052166A (en) 1985-03-25

Family

ID=15732648

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58161309A Pending JPS6052166A (en) 1983-09-01 1983-09-01 Binary-coding display method of picture signal

Country Status (1)

Country Link
JP (1) JPS6052166A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6224774A (en) * 1985-07-25 1987-02-02 Panafacom Ltd Image scanner device
JPS6224775A (en) * 1985-07-25 1987-02-02 Panafacom Ltd Image scanner device
US10046747B2 (en) 2009-10-29 2018-08-14 Rg3 Inprop, Llc Opposed high pressure hydraulic system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6224774A (en) * 1985-07-25 1987-02-02 Panafacom Ltd Image scanner device
JPS6224775A (en) * 1985-07-25 1987-02-02 Panafacom Ltd Image scanner device
US10046747B2 (en) 2009-10-29 2018-08-14 Rg3 Inprop, Llc Opposed high pressure hydraulic system

Similar Documents

Publication Publication Date Title
JPH0614194A (en) Image processor
JPS6052166A (en) Binary-coding display method of picture signal
JPH0393354A (en) Pseudo gradation generator
JPH0669212B2 (en) Adaptive pseudo halftone circuit
JPH0213510B2 (en)
JPS58136173A (en) Dither processor
JP2774565B2 (en) Image reduction device
JPS58191571A (en) Picture processing system
JPH11146203A (en) Image processor and storage medium storing program about device
JP2857906B2 (en) Halftone binarization processor
JPS60214159A (en) Picture signal processing system
JPH0388570A (en) Image processor
JPS63250274A (en) Picture signal processor
JPS611174A (en) Picture signal processor
JPS616980A (en) Binary coding processing method
JPS61145962A (en) Picture signal processing device
JPH01134683A (en) Image signal processor
JPS59230368A (en) Binary-coding method of picture
JPH0526389B2 (en)
JPH0614352B2 (en) Image processing device
JPH06169400A (en) Edge emphasizing device for image signal
JPS6358424B2 (en)
JPH04234266A (en) Noise reducing processor for moving image
JPS61220564A (en) Binarizing device for multi-valued facsimile picture signal
JPH0828812B2 (en) Halftone image processor