JPS6043883A - Tunnel type josephson element integrated circuit - Google Patents

Tunnel type josephson element integrated circuit

Info

Publication number
JPS6043883A
JPS6043883A JP58151600A JP15160083A JPS6043883A JP S6043883 A JPS6043883 A JP S6043883A JP 58151600 A JP58151600 A JP 58151600A JP 15160083 A JP15160083 A JP 15160083A JP S6043883 A JPS6043883 A JP S6043883A
Authority
JP
Japan
Prior art keywords
protective layer
circuit
layer
compound
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58151600A
Other languages
Japanese (ja)
Inventor
Yujiro Kato
加藤 雄二郎
Osamu Michigami
修 道上
Keiichi Tanabe
圭一 田辺
Yasushi Maeda
前田 安
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58151600A priority Critical patent/JPS6043883A/en
Publication of JPS6043883A publication Critical patent/JPS6043883A/en
Pending legal-status Critical Current

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)

Abstract

PURPOSE:To prevent the deterioration of the superconducting characteristics of a Nb or Nb compound electrode, and to form an inter-layer insulating layer and a protective layer having high reliability by using a metallic fluoride as an inter- layer insulating layer substance and a protective layer substance for a circuit chip. CONSTITUTION:A metallic fluoride, such as LiF, NaF, KF, BeF2, MgF2, CaF2, SrF2, BaF2, YF3, ZrF4, HfF4, AlF3, TlF3, PbF2, SbF3, BiF3, LaF3, CeF3, NdF3, etc. is used as inter-layer insulating layers 8 and a protective layer 9. When the metallic fluoride is used as the inter-layer insulating layers 8, the superconducting characteristics of a Nb or Nb compound electrode are improved, the characteristics of a Josephson junction element are not deteriorated, and the margin of circuit operation can be ensured. When the metallic fluoride is used as the protective layer 9 for a circuit chip, a substance, which is not corroded by tartaric acid, dimethylamine hydrochloride, etc. as components in used flux, can be selected when a solder bump is formed because of flip chip bonding, and a function as the protective layer for a circuit is not lost.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明はトンネル形ジョセフソン素子集積回路、詳しく
は下地電極VrCNb又はNb化合物、対[可電極にN
b又はNb化合物又はPb合金を用いたトンネル形ジョ
セフソン接合を用いた回路の構成において安定かつ高品
質の層間絶縁層及び回路チップの保護層を構成する物質
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION (Industrial Application Field) The present invention relates to a tunnel type Josephson element integrated circuit, specifically, a base electrode VrCNb or a Nb compound, a counter electrode with Nb
The present invention relates to a substance constituting a stable and high-quality interlayer insulating layer and a protective layer of a circuit chip in a circuit configuration using a tunnel type Josephson junction using Pb, Nb compound, or Pb alloy.

(従来技術) ジョセフソン接合を用いた回路は基本的に次のものから
構成される。第1図において1は基板(siやサファイ
ア)、2Fi接地面(NbやNb化会物)、3は下地電
極(Pb合金やNb又はNb化会物)、4はトンネルバ
リア(下地電極の酸化物や異種物質)、5 (tll対
電電極 Pb合金やNl)又はNb化合物)、6は制御
線(1)b合金やNb)、7は抵抗素子(、’AuIn
2やAuA4 ) k示フー。コi′L ラは互いに回
路上必要である限ら′nた領域以外では電気的に絶縁さ
れている必要があり、多層配線を行うことにより回路の
集積化を図る場合には金属薄膜層の間に層間絶縁層8合
置くことが不可欠である。1だジョセフソフ回路は通常
極低温(4,jK )で動作させるが室温まで上昇させ
ると回路チップに大気中の水分が氷結しpb金合金電極
、制御線あるいは抵抗体Vc用いた場合には水分による
その劣化を防止するための保護層9を最上層に置く必要
がある。またこの保護層はテップとチップをソルダバン
プにエリ接層(ノリツブチップボンディング)する場合
にも絶縁と回路の保護のために不可欠である。従来この
層間絶縁層および保護層には5102あるいはSiOが
用いられてきたが5i02あるいはSiOを層間絶縁層
および保護層に用いた場合の問題点に次のものが存在す
る。層間絶縁層および保護層に5i02に用いる場合、
5102膜は通常2極rfスパツタにJ:り形成するが
pb金合金上8102膜ヲ24叔rfスパツタにエリ形
成すると基板の温度上昇あるいは基板へのArなど制電
粒子の入射によりpb金合金特性が劣化する。またNb
又はNb化会物りに5i02膜を2極rfスパツタによ
り形成すると基板温度の上昇によるNb膜又はNb化合
物膜の劣化はないがNb膜又はNb化合物膜への制電粒
子の入射にニジNb又はNb化合物の超伝導的性質(超
伝導臨界温朋、 riIi束侵入度)が劣化する。
(Prior Art) A circuit using a Josephson junction basically consists of the following. In Figure 1, 1 is the substrate (Si or sapphire), 2 is the Fi ground plane (Nb or Nb compound), 3 is the base electrode (Pb alloy, Nb or Nb compound), and 4 is the tunnel barrier (oxidation of the base electrode). 5 (tll counterelectrode Pb alloy or Nl) or Nb compound), 6 is the control line (1) b alloy or Nb), 7 is the resistance element ('AuIn
2 and AuA4). The wires must be electrically insulated from each other except in limited areas that are necessary for the circuit, and when attempting to integrate the circuit by performing multilayer wiring, it is necessary to It is essential to place eight interlayer insulating layers. 1.Joseph software circuits are normally operated at extremely low temperatures (4, JK), but when raised to room temperature, moisture in the atmosphere freezes on the circuit chip, and when using PB gold alloy electrodes, control lines, or resistors Vc, moisture It is necessary to place a protective layer 9 on the top layer to prevent its deterioration due to. This protective layer is also indispensable for insulation and protection of the circuit when the tip and chip are bonded to the solder bump (norib chip bonding). Conventionally, 5102 or SiO has been used for the interlayer insulating layer and the protective layer, but there are the following problems when using 5102 or SiO for the interlayer insulating layer and the protective layer. When used in 5i02 for the interlayer insulating layer and protective layer,
The 5102 film is usually formed using a 2-pole RF sputter, but when the 8102 film is formed on a PB gold alloy using a 24-pole RF sputter, the characteristics of the PB gold alloy may be affected due to a rise in the temperature of the substrate or the incidence of antistatic particles such as Ar on the substrate. deteriorates. Also Nb
Alternatively, if a 5i02 film is formed using a two-pole RF sputter on a Nb compound film, the Nb film or Nb compound film will not deteriorate due to an increase in the substrate temperature, but the Nb film or Nb compound film will be The superconducting properties (superconducting critical temperature, riIi flux penetration) of the Nb compound deteriorate.

これらを防止するKはrfマグネトロンスパッタに工り
5i02膜を形成丁れlIi′よい。しがし5io2の
スパッタ膜のパターニングはエツチング沃Vこよるため
Nb又はNb化会物あるいはpb金合金一部がエツチン
グrfA (FラジカルやFイオン)にざらさnエツチ
ングさ九るか又は劣化することになり回路が構成できな
くなるが又は回路動作に異常をきたす。これらを防止す
るには層間絶縁層あるいは保護層に5102又はsio
の蒸看膜を用いてリフトオフステンシルに工りパターニ
ングすればよい。しかし5i02又はsioの蒸潴膜を
用いた場合にも次の問題点が存在する。5i02又はS
i011a上にNb又はNb化会物電極ケ形成すると初
期堆積Nb又はNb化合物のNbがs ioX企構成す
る元素である酸素と反応して弱い金属的性質を示T N
bOx (NbO、Nb0tfi ト)トh 9 Nb
 +7)初期堆積層の超伝導特性(臨界温度、磁束侵入
度)が劣化するため下地電極Nb膜又はNb化合物膜は
表面の超伝導特性全良好にするため十分厚く(>300
05. )する必をがあV多層配線に不利となる。址た
対向電極をNb又はNb化合物に選んだ場合VCは初期
堆積層の超伝導94件の劣化のためジョセフソン接合素
子特性が不良となり、回路動作上のマージンがとれなく
なる。さらに5i02又はSiO膜を回路チップの保h
り層として用いた場合ソルダバングにょ9チツプとナツ
プを接着(ノリツブチップボンディング)する際ソルダ
用のフラックスの成分である酒石酸あるいはジメナルア
ミン塩酸塩等にエリ5i02又はsio膜が侵され保護
層としての機能を失うことがある。
To prevent these problems, K can be used to form a 5i02 film using RF magnetron sputtering. However, since the patterning of the sputtered film of 5io2 depends on etching, some of the Nb or Nb compound or PB gold alloy may be roughened or deteriorated by etching rfA (F radicals and F ions). As a result, the circuit cannot be configured, or the circuit operation may become abnormal. To prevent these problems, add 5102 or sio to the interlayer insulating layer or protective layer.
A lift-off stencil can be created and patterned using the evaporated film. However, the following problems still exist when using 5i02 or sio steamed films. 5i02 or S
When a Nb or Nb compound electrode is formed on i011a, the initially deposited Nb or Nb of the Nb compound reacts with oxygen, which is an element constituting sioX, and exhibits weak metallic propertiesT N
bOx (NbO, Nb0tfi t)h 9 Nb
+7) Since the superconducting properties (critical temperature, magnetic flux penetration) of the initial deposited layer deteriorate, the base electrode Nb film or Nb compound film must be sufficiently thick (>300 m
05. ), which is disadvantageous for V multilayer wiring. If Nb or a Nb compound is selected as the counter electrode, the characteristics of the Josephson junction element will be poor due to the deterioration of the superconductivity of the initial deposited layer, making it impossible to maintain a margin for circuit operation. Furthermore, 5i02 or SiO film is applied to protect the circuit chip.
When used as a protective layer, when bonding solder bang chips and naps together (Noritsubu chip bonding), the ERI 5i02 or SIO film is attacked by tartaric acid or dimenalamine hydrochloride, which are components of the solder flux, and functions as a protective layer. may be lost.

以上のように5i02またはSiOはジョセフソン接合
回路の層間絶縁層物質および保護層物質としては回路の
構成・動作に支障をきたすという欠点があった。
As described above, 5i02 or SiO has the drawback that it interferes with the construction and operation of the circuit when used as an interlayer insulating layer material and a protective layer material in a Josephson junction circuit.

(発明の目的) 下地電極はNb又はNb化合物、対向電極1l−1iP
b合金またはNb又はNb化合物で構成されるトン 」
ネル形ジョセフソン接合素子を用いた回路にお 3いて
、電極又は他の目的の金属1模の間の層間絶縁層物質嘔
↓び回路テップの保護層物質に5in2またはSiOを
用いても回路の構成・動作上支障を@だすことがある。
(Object of the invention) Base electrode is Nb or Nb compound, counter electrode 1l-1iP
B alloy or composed of Nb or Nb compounds
In a circuit using a Nell-type Josephson junction element, even if 5in2 or SiO is used as the interlayer insulating layer material between the electrodes or other metals, and as the protective layer material for the circuit tip, the circuit will not be completed. It may cause problems in configuration and operation.

本発明はこれらの欠点を改善するために提案てれたもの
である。
The present invention has been proposed to improve these drawbacks.

(発明の構成) 本発明は下地電極がNb又はNb化合物超伝導体、対向
電極がNb又1dNb化合物超伝導体又はpb金合金構
成されるトンネル形ジョセンソン接合素子集積回路Vこ
おいて、電極間、電極と抵抗素子、制御線を含む金属膜
間等の層間絶縁層及び回路テップ保護が金属弗化物でな
ることを特徴とするトンネル形ジョセフソン累子集積回
路を発明の要旨とするものである。
(Structure of the Invention) The present invention provides a tunnel type Josenson junction element integrated circuit V in which the base electrode is made of Nb or a Nb compound superconductor, and the counter electrode is made of Nb or a 1dNb compound superconductor or a pb gold alloy. The gist of the invention is a tunnel-type Josephson multilayer integrated circuit characterized in that interlayer insulating layers between metal films including electrodes, resistive elements, and control lines, and circuit top protection are made of metal fluoride. .

しかして、本発明では以下のソツ化物LiF 。Therefore, in the present invention, the following solidified LiF is used.

NaF 、KF 、 BeF2. MgF2r CaF
2+ SrF2. BaF2+YF3 、 ZrF4 
、 HfR、AI−F3 、 TAF3 、 PbRr
 5bFx +BiF3. LaF、 、 CeF、q
 、 NdF、の中から選If:れた1イ虫μ上の物質
を層間絶縁層物質および回路テップD保護層物質に用い
ることVcより、リフトオフステンシルによるバターニ
ングで回路の構成は可能であり、層間絶縁層に用いた場
合Nb又はNb化合物の初期堆積層とフッ化物との間で
反応が生じてもNbのフッ化物NbF、は常温では昇華
性のガスであるためNb又はNb化合物電極の超伝導特
性を劣化させる弱い金属的性質を示す物質は生成されず
、きらにこれらのフッ化物の一部のものは耐酸性に優れ
ることがら酒石酸、ツメナルアミン塩酸塩等ソルダ用フ
ラックスの主成分Vζ侵されない物質を選ぶことができ
高信頼の保護層を形成できるものであり、その目的は高
品質の層間絶縁層2工び保護層を形成することにある。
NaF, KF, BeF2. MgF2r CaF
2+ SrF2. BaF2+YF3, ZrF4
, HfR, AI-F3, TAF3, PbRr
5bFx +BiF3. LaF, , CeF,q
, NdF, If: Use a material above 1 μm as the interlayer insulating layer material and the circuit step D protective layer material. From Vc, it is possible to construct a circuit by patterning with a lift-off stencil. When used in an interlayer insulating layer, even if a reaction occurs between the initial deposited layer of Nb or a Nb compound and fluoride, the fluoride of Nb, NbF, is a sublimable gas at room temperature, so it will not exceed the Nb or Nb compound electrode. Substances exhibiting weak metallic properties that deteriorate conductive properties are not generated, and some of these fluorides have excellent acid resistance, so tartaric acid, tumenalamine hydrochloride, etc. are not eroded by Vζ, the main component of solder flux. The material can be selected and a highly reliable protective layer can be formed, and its purpose is to form a high quality protective layer with two interlayer insulating layers.

下地電極はNb又はNb化合物で狗成さn、対向電極は
pb合金又はNb又はNb化合物で構成されるトンネル
形ジョ廿フソン接会素子を用いた回路vc h−いて、
電極又は金属膜間の層間絶縁層物質及び回路チップの保
護層物質には従来は5i02又はSiOを用いていた。
The base electrode is made of Nb or a Nb compound, and the counter electrode is made of a PB alloy or a Nb or Nb compound.
Conventionally, 5i02 or SiO has been used as the material for the interlayer insulating layer between electrodes or metal films and the material for the protective layer of the circuit chip.

8102を層間絶縁層又は保護層に用いる場合スパッタ
VCJl:る成膜法全使用することは2極rfスパツタ
の場合vCは基板への節電粒子のX射VCX、る金属薄
膜の劣化のため、また節電粒子の入射を防止できるマグ
ネトロンスパッタの場合でもパターニングハエッチング
法によらざるを得ないため電極あるいは金属膜の一部が
5jO2のエラテングイ■にさらされて、エツチングさ
れるが又は劣化することになり回路が構成できなくなる
か、又は回路動作が正常でなくなるという問題がある。
When using 8102 as an interlayer insulating layer or a protective layer, sputtering VCJl: In the case of two-pole RF sputtering, vC is used for X radiation of power-saving particles to the substrate, due to deterioration of the metal thin film, and Even in the case of magnetron sputtering, which can prevent the incidence of power-saving particles, the patterning method has to be etched, so a part of the electrode or metal film is exposed to the 5JO2 etching process and is etched or deteriorated. There is a problem that the circuit cannot be configured or the circuit operation becomes abnormal.

これらの問題点全解決するため層間絶R層又は保護層に
5i02又はSiOの蒸N膜を用いてリフトオフステン
シルケ用いたバターニングした場合でも次の問題が残る
。1つは5i02又はSio膜上にNb電極を形成する
と初期堆積Nb又はNb化会物を構成する元素であるN
bが5i02又はsio w構成する元素である酸素と
反応して弱い金属的性質會示すNb0z (NbO、N
b0tなどNb* 0*以外の低級酸化物)となりNb
又はNb化合物の初期堆積層の超伝導特性(臨界温度、
磁束侵入度など)が劣化するため下地電極Nb膜又はN
b化合物膜は表面の超伝導特性を良好にするため十分厚
く(〉3000人)する必9.があす、多層配線に不利
となる。また対向電極ヲNb又はNb化合物に選んだ場
合には初期堆積層の超伝導特性の劣化のためジョセフソ
ン接合素子特性が不良となり、回路動作上のマージンが
とれなくなる。2番目VCS10を又はSiO膜を回路
チップの保護層に用いた場合ソルダバングに裏りナツプ
とチップ會接層(フリップチップボンディング)する際
ソルダ用のフラックスの主成分である酒石酸あるいはジ
メナルアミン塩酸塩等VC、Cす5ift又はSiO映
が侵され保1僅層としての機能が失われる場合があるこ
とである。
In order to solve all of these problems, even if a 5i02 or SiO vaporized N film is used as the interlayer R layer or the protective layer and patterning is performed using a lift-off stencil, the following problem remains. One is that when an Nb electrode is formed on a 5i02 or Sio film, Nb, which is an element constituting the initially deposited Nb or Nb compound, is
b is 5i02 or sio w Nb0z (NbO, N
lower oxides other than Nb* 0* such as b0t) and Nb
or the superconducting properties (critical temperature,
The base electrode Nb film or N
9. The compound film b must be sufficiently thick (>3,000 thick) to ensure good superconducting properties on the surface.9. Tomorrow, it will be disadvantageous for multilayer wiring. If Nb or a Nb compound is selected as the counter electrode, the superconducting properties of the initially deposited layer deteriorate, resulting in poor Josephson junction device characteristics, making it impossible to maintain a margin for circuit operation. 2. When VCS10 or SiO film is used as a protective layer of a circuit chip, when bonding the chip to the backing nap of the solder bang (flip chip bonding), use VC such as tartaric acid or dimenalamine hydrochloride, which is the main component of the flux for soldering. , C5ift or SiO film may be attacked and the function as a protective layer may be lost.

以上のようKT下地電極Nb又はNb化合物を用い、対
向電極にpb合金又1−tNb又はNb化会物を用いた
ジョセフソン接合素子を用いlζ回路の構成に2いて、
層間絶縁層物質及び回路ナツプの保護層物質K 510
2またはSjOを用いると回路の構成・動作に支障會@
食すという問題がめった。
As described above, by using a KT base electrode of Nb or a Nb compound and a Josephson junction element using a pb alloy or 1-tNb or a Nb compound for the counter electrode, the lζ circuit is configured.
Interlayer insulation layer material and protective layer material for circuit nap K510
2 or SjO may cause problems in circuit configuration and operation.
Eating was a problem.

従ってバターニングを含めた回路の構成全容易にし、金
屑膜の劣化r防止して回路動作のマージンを確保し、ソ
ルダのフラックスVこ対し侵されない層間絶縁層物質及
び保睦層物質と12では金員のフッ化物を用いてリフト
オフステンシルにエリバターニング−rれば工い。以下
のフッ化物LjF 、 NaF 、 KF 、 BeF
t + MgFt 、 CaF2rSrFt + Ba
Fz l YFs 、 zrF’4. f(fF、 、
 AtF’、 、 TbF3゜PbF2t F3bFs
 r BIFJ r LaF3 、 CeF3 、 N
dFjの中から選ばれた1種以上の物質を層間絶縁層2
工び保瞠層に用いると次の利点が生ずる。1つは層間絶
縁層に用いた場会七の上にNb又はNl)化合物電極を
形成してもNb又はNb化合物の初期堆積層とフッ化物
との間で反応が生じてもNbのフッ化物NbF、は常温
では昇華性のガスであるだめNb又はNb化合物電極の
超伝壽、特性を劣化させる弱い金属的性質を示す物質は
生成さt′1.′fxい1こめNb又はNb化合物電極
の超伝導%性の向上が図れ、ジョセフソン接合素子特性
が劣化せず、回路動作のマージンが確保でさると共に、
Nb又はNb化合物膜厚220005L以下にしても支
障がないため多層配線に有利となることである。2帯目
の利点は回路チップの保護層に用いた場合、フリップテ
ップボンディングのためソルダバンプケ形成する際、使
用さ几るフラックスの成分である幽石敏、ジメチルアミ
ン塩削塩等に対し侵されない物質を選ぶことかでさ、回
路の保頑層としての機能が失わnないことである。この
ようにフッ化物?f:層間絶縁層物JJM、Jナエび保
護層物り4に使用fゐとジョセフソン接合素子回路の構
成拳動作上有利である。
Therefore, the entire circuit configuration including buttering is facilitated, the deterioration of the gold dust film is prevented and a margin for circuit operation is ensured, and the interlayer insulating layer material and retaining layer material are not attacked by the solder flux V. Use fluoride to coat the lift-off stencil. The following fluorides LjF, NaF, KF, BeF
t + MgFt, CaF2rSrFt + Ba
Fz l YFs, zrF'4. f(fF, ,
AtF', , TbF3゜PbF2t F3bFs
r BIFJ r LaF3, CeF3, N
The interlayer insulating layer 2 is made of one or more substances selected from dFj.
The following advantages arise when used in a textured protective layer. One is that even if a Nb or Nl) compound electrode is formed on the layer used for the interlayer insulating layer, even if a reaction occurs between the initial deposited layer of Nb or Nb compound and the fluoride, the Nb fluoride Since NbF is a sublimable gas at room temperature, a substance exhibiting weak metallic properties that deteriorates the superconductivity and characteristics of Nb or Nb compound electrodes is not produced at t'1. The superconductivity of the Nb or Nb compound electrode can be improved, the characteristics of the Josephson junction element will not deteriorate, and the circuit operation margin can be secured.
This is advantageous for multilayer wiring because there is no problem even if the thickness of the Nb or Nb compound film is 220005L or less. The advantage of the second band is that when used as a protective layer for circuit chips, it is a material that is not attacked by salt, dimethylamine salt, etc., which are components of the flux used when forming solder bumps for flip-step bonding. The key is to not lose the function of the circuit as a robust layer. Fluoride like this? f: Used in interlayer insulating layer JJM, JNAE and protective layer F2 and Josephson junction element circuit structure are advantageous for operation.

(実施例1) 熱酸化膜のついた2インjの81基板(5i02膜厚〜
100OA )を用意して接地面用Nb膜’599.9
9チのNbターゲット(150rymφ、厚さ5」1用
いて2 X 10 ” torrのArガス中でDCマ
グネトロンスパッタ法により300℃の基板温度で40
0^/minの堆積速度で1000^の厚さに形成した
。この薄膜をレジストコート、露光、現像、エツチング
して接地面のパターンを形成した。次にこれらの基板を
用いてウィンドウ型のトンネル形ジョセフソン接合素子
を作製しブと。1−なわち接地面上に1換厚2500^
のTtFaでなる層間絶縁層會蒸漸・レジストステンシ
ルによるリフトオフ法により形成した後、下地電極用N
b膜をDCマグネトロンスパッタ法により形成しく 2
00OA 、基板温度250℃)レジストコート、露光
、現像、エツチングに、l:リパターニングした。接地
面と下地電極との間に@流電圧を印加してTtF3膜の
絶縁破壊電圧を調べたところioo v以上であり、良
好な絶縁性が確認できンヒ。次にT地竜極上に3000
^のZrF4でなる層間絶縁層を蒸着・リフトオフ法に
より形成した後接合部となる下地電極表面をクリーニン
グしトンネルバリアを形成した後、対向電極用Nb膜を
DCマグネトロンスパッタ法に、Cシ形成しくa5oo
i、基板温度室温)レジストコート、露光、 1i 像
、’エツナンyvcよりバターニングレk。又はPb 
−’29 wt、% Bi対対電電極リフトオフ法にJ
、り形成した。これらのジョセフソン接合の特性はIJ
” RNN = 1.8mV 。
(Example 1) 2 inch J 81 substrate with thermal oxide film (5i02 film thickness ~
100OA) and Nb film '599.9 for the ground plane.
Using a 9-inch Nb target (150 rymφ, thickness 5"1) in Ar gas of 2 x 10" torr by DC magnetron sputtering at a substrate temperature of 300 °C.
It was formed to a thickness of 1000^ at a deposition rate of 0^/min. This thin film was coated with a resist, exposed to light, developed, and etched to form a pattern for the ground plane. Next, we fabricated a window-type tunnel-type Josephson junction device using these substrates. 1 - that is, 1 thickness 2500 ^ on the ground plane
After forming an interlayer insulating layer of TtFa by a lift-off method using a resist stencil and vapor deposition, an N for base electrode is formed.
Form b film by DC magnetron sputtering method 2
00OA, substrate temperature 250°C) resist coating, exposure, development, etching, and l: repatterning. When the dielectric breakdown voltage of the TtF3 film was examined by applying a current voltage between the ground plane and the base electrode, it was found to be more than IOOV, confirming good insulation. Next, 3000 to T Earth Dragon Gokujo.
After forming an interlayer insulating layer made of ZrF4 by vapor deposition and lift-off method, cleaning the surface of the base electrode that will become the bonding part and forming a tunnel barrier, a Nb film for the counter electrode is formed by DC magnetron sputtering method. a5oo
i, substrate temperature at room temperature) resist coating, exposure, 1i image, 'batterning rek from Etsunan yvc. or Pb
-'29 wt, % Bi counter electrode lift-off method J
, was formed. The properties of these Josephson junctions are IJ
” RNN = 1.8mV.

1.9mVお工びIJ @R8G = 32 mV 、
 50.mV (IJは最大ジョセフソン電流、 RN
Nお工ヒ1RBGit: 4mVおよび2mVに2ける
準粒子トンネル抵抗)を示しzrF、 f層間絶縁層物
質に選んだことl/il:よる対向電極の劣化はないこ
とが確認できた。
1.9mV IJ @R8G = 32 mV,
50. mV (IJ is the maximum Josephson current, RN
It was confirmed that there was no deterioration of the counter electrode due to the material selected as the interlayer insulating layer material.

(実施例2) 実Ma例1で接地面(Nb)、絶縁層(TtFa)、下
地電極([b)、絶縁層(ZrF+) +対向電極(N
b)を形成した5枚の基板を用いてZrF、で構成され
る絶縁層、pb−In=Auの制御線を形成の後そnぞ
れZrF4r )lfF4r TtFa + PbR+
 LaF3で描成さノする6000 Aの保詐層をリフ
トオフ法により形成した。これらの保護層は耐水性に侵
n丑だ液体ヘリウム温度と室温との熱ザイクルに対して
も剥離せず、きらにフリップテップボンディングのため
のソルダ用フラックスの成分でらる酒石eあるいはジメ
ナルアミン塩酸塩に工す侵されることもなかった。
(Example 2) In actual Ma example 1, the ground plane (Nb), insulating layer (TtFa), base electrode ([b), insulating layer (ZrF+) + counter electrode (N
After forming an insulating layer composed of ZrF and a control line of pb-In=Au using the five substrates on which b) was formed, respectively ZrF4r)lfF4r TtFa + PbR+
A 6000 A security layer drawn with LaF3 was formed by a lift-off method. These protective layers do not peel off even when subjected to thermal cycle between liquid helium temperature and room temperature, which invades water resistance, and are coated with tartaric acid or dimenalamine, which is a component of solder flux for flip-step bonding. It was not affected by hydrochloride.

(実施例3) 実施例1−11′Nbの接地面を形成した5枚の基板を
用いて接地面上にAtF3 (45mol 、’$ )
 −PbF2(55mo1.% )で構成される250
0 人の絶縁層f +)フトオフ法ll?:より形成し
た。次[Nbで構成される下地電極用湖、膜kDcマグ
ネトロンスパッタ法により400^/minの堆積速度
で形成しく 2000人、基板温度250℃)レジスト
コート、露光。
(Example 3) Example 1-11 Using five substrates on which Nb ground planes were formed, AtF3 (45 mol, '$) was placed on the ground planes.
-250 composed of PbF2 (55mol.%)
0 person's insulation layer f +) foot-off method ll? : More formed. Next, a layer for the base electrode composed of Nb was formed by the kDc magnetron sputtering method at a deposition rate of 400^/min (2000 people, substrate temperature 250°C), resist coated, and exposed.

現像、エツチングにエリバターニングした。接地面と下
地電極とは良好に絶縁されており、絶縁破壊電圧は17
0 Vであった。次にこれらの基板を用いてそれぞfL
 ZrF* (60) GdFs (6) −BaF、
 (34mol 、%) l ZrF4(62) −L
aF′5(4) −BaF″’;(,30) −A7F
3(4mo1. %) 、 AtFa(40)−BaF
2(25) −CaF2(25) YF3(10mo1
.%) 。
I used Eliva tanning for development and etching. The ground plane and base electrode are well insulated, and the breakdown voltage is 17
It was 0V. Next, using these substrates, fL
ZrF* (60) GdFs (6) -BaF,
(34 mol, %) l ZrF4(62) -L
aF′5(4) −BaF″′;(,30) −A7F
3 (4mol.%), AtFa(40)-BaF
2(25) -CaF2(25)YF3(10mol
.. %).

HfF+(57) YFs(5)−BaF2(30)−
AtF3(,8rno1.%う。
HfF+(57) YFs(5)-BaF2(30)-
AtF3 (,8rno1.%).

ZrF′4(b5 ) −BaFz (35mol 、
%) で横K され”る絶縁層をレジストステンシルr
c 、J:るリフトオフ法に工り形成しく 3000大
)さらに接合部?クリーニングしトンネルバリアを形成
し友後Nb”c構成される対向電極用薄膜kDcマグネ
トロンスパッタ法にエリ形成しく 3500 A 、基
板温度室温)レジストコート、*光、現像、エッチンク
VC、C9パターニングL−7j。これらのジョセフソ
ン接合の腎性2工び対同電極と接地面とのこれら5棹類
の絶縁物を介した絶縁破壊電圧を第1表に示す。この表
からこれら5種類の絶縁物を層間絶縁層物質に選んだ場
合良好な絶縁特性が得られまた対向電極の劣化はないこ
とが確認できた。
ZrF'4(b5)-BaFz (35 mol,
%) resist stencil r
c, J: Is it possible to form a joint using the lift-off method? After cleaning and forming a tunnel barrier, a thin film for the counter electrode composed of Nb"c was formed by magnetron sputtering. 3500 A, substrate temperature at room temperature) resist coating, *light, development, etching VC, C9 patterning L-7j Table 1 shows the dielectric breakdown voltage between the two Josephson junctions and the same electrode and the ground plane through these five types of insulators. It was confirmed that good insulation properties were obtained when this material was selected as the material for the interlayer insulating layer, and there was no deterioration of the counter electrode.

また同様にしてリフトオフ法に工りPb−29wt%[
3i対向電極の接合ヶ作製した。その特性を第2表に示
す。
Similarly, the lift-off method was applied to Pb-29wt% [
A 3i counter electrode was bonded. Its properties are shown in Table 2.

(実施例4) 実施例3でNb対向電極まブζはPb−B1対向電極ま
で形成した6枚の基板を用いてそれぞれZrF4(60
) GdFa (6) BaF2(34mo1. % 
) 、 ZrF4(62)−LaFs(4)−BaFz
(30)7AtFa(4mo1.%) 。
(Example 4) In Example 3, the Nb counter electrode ζ was made of ZrF4 (60
) GdFa (6) BaF2 (34mo1.%
), ZrF4(62)-LaFs(4)-BaFz
(30) 7AtFa (4mol.%).

AtFs (40) −BaR(25) −CaF2(
25)−YFs (10mo1.%)。
AtFs (40) -BaR(25) -CaF2(
25)-YFs (10mol.%).

HfF4 (57)−YFa(5)−BaFt(30)
−AtFa(8mo1.%)。
HfF4 (57)-YFa(5)-BaFt(30)
-AtFa (8mol.%).

ZrF4 (65) −BaF’、 (35mol 、
%) 、 htFs (45) −PbFt(55mo
1.%)で構成される保護層をレジストステンシルによ
るリフトオフ法によ、j) 6000λの厚さに形成し
た。これらの保護層は耐水性に優れ、液体ヘリウム1M
反と室温との熱サイクルに対し−でも剥離せず、さらに
ソルダ用フラックスの1次分である酒石酸あるいはジメ
チルアミン塩酸塩により侵されることもなかった。
ZrF4 (65) -BaF', (35 mol,
%), htFs(45)-PbFt(55mo
1. %) was formed to a thickness of j) 6000λ by a lift-off method using a resist stencil. These protective layers are highly water resistant and contain 1M liquid helium.
It did not peel off even when subjected to thermal cycles between the surface and room temperature, and was not attacked by tartaric acid or dimethylamine hydrochloride, which are the primary components of solder flux.

(実施例5) ヨ 実jmff’!ItでNbの接地面のパターンまで形成
した4枚の基板を用いて下地電極に: NbN 、 N
b、AA。
(Example 5) Yojijmff'! Four substrates with Nb ground plane patterns formed using It were used as base electrodes: NbN, N
b.A.A.

Nb5sn 、 Nb5Geで構成し、対向電極をそれ
ぞれ 1NbN + Nb5AL T Nb5Snr 
N1)3Geで構成したライ (ンドウ型のトンネル形
ジョセフソン接会合作製した。Nb接地面と下地電極と
の間の絶縁層には250OAのPbF2 k用いりフト
オフステンシルにエフパターニングした。Nb接地面と
下地電極との間の絶縁破壊電圧は全て100 V以上で
あった。
It is composed of Nb5sn and Nb5Ge, and the counter electrodes are each 1NbN + Nb5AL T Nb5Snr.
N1) A tunnel-type Josephson contact composed of 3Ge was fabricated. 250OA PbF2k was used as the insulating layer between the Nb ground plane and the underlying electrode, and F-patterned into a foot-off stencil.Nb All dielectric breakdown voltages between the ground plane and the underlying electrode were 100 V or higher.

また下地電極と対向電極との間の絶縁層には3000 
AのZrF4 (65) −BaR(35mol 、%
)を用いリントオフステンシルによりバターニングした
。Nb接地面々対向電極との間のZrF、 (65) 
−BaFt (35)全境界とする絶縁破壊電圧は15
0 V以上であった。下地電極と対向電極はNbN (
l−jNbターゲットに用いてAr十N、雰囲気中で、
またN’b、At。
In addition, the insulating layer between the base electrode and the counter electrode has a
ZrF4 (65) -BaR (35 mol, %
) was buttered using a lint-off stencil. ZrF between Nb ground plane and counter electrode, (65)
-BaFt (35) The breakdown voltage for all boundaries is 15
It was 0 V or more. The base electrode and counter electrode are made of NbN (
l-jNb target in Ar 1N atmosphere,
Also N'b, At.

Nb3Sn、Nb3Geは75チと25チのatomi
c percentO公金ターゲッ15用いてDCマグ
ネトロンスパッタ法にjJ)形成し、レジストコート、
露光。
Nb3Sn and Nb3Ge have 75 and 25 atoms.
c) Formed by DC magnetron sputtering using percentO public gold target 15, resist coated,
exposure.

曳像、エツチングに工υバターニングした。第3表にこ
れらのジョセフソン接合の特性を示す。
I used patterning on the image and etching. Table 3 shows the characteristics of these Josephson junctions.

二九からフッ化物を絶縁層としたことによるNbN 、
 Nb、i 、 Nb、sn r Nb3Ge電極の劣
化はな八ことが確認で@た。
NbN by using fluoride as an insulating layer from 29.
It was confirmed that there was no deterioration of the Nb, i, Nb, snr Nb3Ge electrode.

第3表 (発明の効果) 叙上のように、本発明によれば下地電極はNb又はNb
化合物で構成され対向電極はNb又はNb化合物又はp
b金合金構成されるトンネル形ジョセフソン接合累子を
用いた回路において、電極間又は抵抗素子又は制御線を
含む金属膜間の層間絶縁層物質及び回路チップの保護層
物質に、LiF 、 NaF 、 KF I BeF2
1 MgF2 + Cal”21 SrF21BaF2
. YF3 、 ZrF4 、 HfF4 r AtF
s 、 TtF3 、 PbF2 。
Table 3 (Effects of the Invention) As mentioned above, according to the present invention, the base electrode is Nb or Nb
The counter electrode is composed of Nb or Nb compound or p
b In a circuit using a tunnel type Josephson junction composed of a gold alloy, LiF, NaF, KF I BeF2
1 MgF2 + Cal”21 SrF21BaF2
.. YF3, ZrF4, HfF4 r AtF
s, TtF3, PbF2.

bbFs + B’l!3 r LaFs + CeF
s + NdFsの中から選ばれた1種以上の物質を層
間絶縁層に用いることによって、Nb又はNb化合物電
極の超伝導特性の劣化が防止でき、また保護層に用いる
ことによって、ソルダフラックスに侵されない物質を選
ぶことができ、高信頼の層間絶縁層・保護層を形成でき
る利点がある。
bbFs + B'l! 3 r LaFs + CeF
By using one or more substances selected from s + NdFs in the interlayer insulating layer, deterioration of the superconducting properties of the Nb or Nb compound electrode can be prevented, and by using it in the protective layer, it can prevent the solder flux from eroding. This has the advantage that it is possible to select materials that are not used as a material, and it is possible to form highly reliable interlayer insulating layers and protective layers.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はジョセンソン接合素子を用いた回路の概念断面
図金示す。 l・・・・・・・・・Si基板 2・・・・・・・・・Nb接地面 3・・・・・・・・・下地電極 4・・・・・・・・・トンイ・ルバリア5・・・・・・
・・・対向電極 6・・・・・・・・・制御線 7・・・・・・・・・抵抗素子 8・・・・・・・・・層間絶縁層 9・・・・・・・・・保護層 特許出願人 日本電信電話公社
FIG. 1 shows a conceptual cross-sectional view of a circuit using a Johnsonson junction element. l・・・・・・Si substrate 2・・・・・・・・・Nb ground plane 3・・・・・・Base electrode 4・・・・・・Tony Lebaria 5...
...Counter electrode 6...Control line 7...Resistance element 8...Interlayer insulating layer 9... ...Protective layer patent applicant Nippon Telegraph and Telephone Public Corporation

Claims (2)

【特許請求の範囲】[Claims] (1)下地電極がNb又はNb化合物超伝導体、対向電
極がNb又はNb化合物超伝導体又はPb合金で構成さ
れるトンネル形ジョセフソン接合累子集積回路において
、電極間、電極と抵抗素子、制御線含金む全屈膜間等の
層間絶縁層及び回路チップ保護が金属弗化物でなること
を特徴とするトンネル形ジョ十フソン素子集積回路。
(1) In a tunnel type Josephson junction cumulative integrated circuit in which the base electrode is made of Nb or a Nb compound superconductor and the counter electrode is made of Nb or a Nb compound superconductor or a Pb alloy, between the electrodes, between the electrodes and the resistive element, A tunnel-type Joffson element integrated circuit characterized in that an interlayer insulating layer including a control line between all films, and a circuit chip protection are made of metal fluoride.
(2)金属弗化物がLiF 、 NaF 、 KF 、
 BeF2 、[IgF2゜CaRI 5rF21 B
aF2 + YF3 r ZrF4 + HfF4 +
 AZF3 +TtF3+ Pbl”2 + 5bFi
 r BIF3r LaF3+ CeF3+ NdFs
の1種又は2種以上であることを特徴とする特許請求の
範囲第1項記載のトンネル形ジョセフソン累子集積回路
(2) Metal fluoride is LiF, NaF, KF,
BeF2, [IgF2゜CaRI 5rF21 B
aF2 + YF3 r ZrF4 + HfF4 +
AZF3 +TtF3+ Pbl”2 + 5bFi
r BIF3r LaF3+ CeF3+ NdFs
2. The tunnel type Josephson transducer integrated circuit according to claim 1, characterized in that the tunnel type Josephson transducer integrated circuit comprises one or more types of.
JP58151600A 1983-08-22 1983-08-22 Tunnel type josephson element integrated circuit Pending JPS6043883A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58151600A JPS6043883A (en) 1983-08-22 1983-08-22 Tunnel type josephson element integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58151600A JPS6043883A (en) 1983-08-22 1983-08-22 Tunnel type josephson element integrated circuit

Publications (1)

Publication Number Publication Date
JPS6043883A true JPS6043883A (en) 1985-03-08

Family

ID=15522067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58151600A Pending JPS6043883A (en) 1983-08-22 1983-08-22 Tunnel type josephson element integrated circuit

Country Status (1)

Country Link
JP (1) JPS6043883A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0301689A2 (en) * 1987-07-27 1989-02-01 Ovonic Synthetic Materials Company, Inc. Method of stabilizing high Tc superconducting material and the material so stabilized

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0301689A2 (en) * 1987-07-27 1989-02-01 Ovonic Synthetic Materials Company, Inc. Method of stabilizing high Tc superconducting material and the material so stabilized

Similar Documents

Publication Publication Date Title
EP0300567B1 (en) Method of applying thin layers of oxidic superconductive material
JPS6043883A (en) Tunnel type josephson element integrated circuit
US4309460A (en) Process for producing gold films
JPS63226981A (en) Superconducting integrated circuit device and its manufacture
US4039116A (en) Photodetector-to-substrate bonds
US3996548A (en) Photodetector-to-substrate bonds
JP2667231B2 (en) Method of manufacturing Josephson device
JPS6258676B2 (en)
JPH01302752A (en) Integrated circuit package
JPS63224274A (en) Superconductive device
JPH01179779A (en) Method for protecting multi-ply oxide superconductor
JPS60105285A (en) Substrate for manufacturing josephson integrated circuit
JPS5866379A (en) Preparation of metal substrate
JP2966378B2 (en) Method for producing Ba-K-Bi-O-based superconducting thin film
JPH08227743A (en) Metal electrode for oxide superconductor
JP2698364B2 (en) Superconducting contact and method of manufacturing the same
JPS61263179A (en) Manufacture of josephson junction element
JPS5821881A (en) Manufacture of tunnel type josephson junction element
JPS63224272A (en) Superconductor switching device
JPS6221283A (en) Superconductive integrated circuit
JPS58209182A (en) Manufacture of josephson junction element
JPS6262077B2 (en)
JPH03106080A (en) Manufacture of superconducting device
JPS6041803B2 (en) compound
JPH01246371A (en) Manufacture of oxide superconducting film