JPS6040171U - video signal storage device - Google Patents
video signal storage deviceInfo
- Publication number
- JPS6040171U JPS6040171U JP13136483U JP13136483U JPS6040171U JP S6040171 U JPS6040171 U JP S6040171U JP 13136483 U JP13136483 U JP 13136483U JP 13136483 U JP13136483 U JP 13136483U JP S6040171 U JPS6040171 U JP S6040171U
- Authority
- JP
- Japan
- Prior art keywords
- video signal
- control signal
- signal
- composite video
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Television Signal Processing For Recording (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案装置の一実施例のブロック系統図、第2
図A−Cは本考案装置の動作説明用信号波形図である。
−1・・・複合ビデオ信号入力端子、2・・・AD変換
器、3・・・同期信号分離回路、4・・・制御信号発生
器、5・・・スイッチング信号発生器、6・・・ビデオ
・フィールド・メモリ、7・・・出力端子、S・・・ス
イッチ。Figure 1 is a block system diagram of one embodiment of the device of the present invention;
Figures A to C are signal waveform diagrams for explaining the operation of the device of the present invention. -1... Composite video signal input terminal, 2... AD converter, 3... Synchronization signal separation circuit, 4... Control signal generator, 5... Switching signal generator, 6... Video field memory, 7...output terminal, S...switch.
Claims (1)
同期信号に同期してパイロット信号を発生した後アドレ
ス更新制御信号を発生し、読出しモード時パイロット信
号が読出された後アドレス更新制御信号を発生する制御
信号発生回路と、該書込みモード時該水平及び垂直同期
信号に同期し゛ て該制御信号発生回路からのパイ
ロット信号を選択する一方、それ以外の時上記複合ビデ
オ信号を選択するスイッチ回路と、該書込みモード時該
スイッチ回路により選択されて上記複合ビデオ信号を書
込み後に上記制御信号発生回路からのパイロット信号を
書込み、上記アドレス更新制御信号により更新されたア
ドレスに上記複合ビデオ信号を書込む動作を繰返す一方
、該読出しモード時該書込む動作を繰返す一方、該読出
しモード時該書込まれたパイロット信号の読出しによる
上記アドレス更新制御信号により更新されたアドレスか
ら上記複合ビデオ信号を読取す動作を繰返すメモリとよ
りなるビデオ信号記憶装置。Generates an address update control signal after generating a pilot signal in synchronization with the horizontal and vertical synchronization signals of an incoming composite video signal in a write mode, and generates an address update control signal after the pilot signal is read out in a read mode. a control signal generation circuit, a switch circuit that selects a pilot signal from the control signal generation circuit in synchronization with the horizontal and vertical synchronization signals in the write mode, and selects the composite video signal at other times; In the write mode, after writing the composite video signal selected by the switch circuit, writing a pilot signal from the control signal generation circuit, and repeating the operation of writing the composite video signal to the address updated by the address update control signal. On the other hand, in the read mode, the write operation is repeated, and in the read mode, the memory repeats the operation of reading the composite video signal from the address updated by the address update control signal by reading the written pilot signal. A video signal storage device consisting of.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13136483U JPS6040171U (en) | 1983-08-25 | 1983-08-25 | video signal storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13136483U JPS6040171U (en) | 1983-08-25 | 1983-08-25 | video signal storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6040171U true JPS6040171U (en) | 1985-03-20 |
JPH0346619Y2 JPH0346619Y2 (en) | 1991-10-02 |
Family
ID=30297002
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13136483U Granted JPS6040171U (en) | 1983-08-25 | 1983-08-25 | video signal storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6040171U (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63266989A (en) * | 1987-04-23 | 1988-11-04 | Sony Corp | Signal processor |
JPS63266990A (en) * | 1987-04-23 | 1988-11-04 | Sony Corp | Signal processor |
JPH01228390A (en) * | 1988-03-09 | 1989-09-12 | Sony Corp | Video signal processor |
-
1983
- 1983-08-25 JP JP13136483U patent/JPS6040171U/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63266989A (en) * | 1987-04-23 | 1988-11-04 | Sony Corp | Signal processor |
JPS63266990A (en) * | 1987-04-23 | 1988-11-04 | Sony Corp | Signal processor |
JPH01228390A (en) * | 1988-03-09 | 1989-09-12 | Sony Corp | Video signal processor |
Also Published As
Publication number | Publication date |
---|---|
JPH0346619Y2 (en) | 1991-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6040171U (en) | video signal storage device | |
JPS59161185U (en) | Digital image display circuit | |
JPS596203U (en) | Intermediate value analog signal selection circuit | |
JPS6033399U (en) | Recording and playback device | |
JPS60169983U (en) | screen storage device | |
JPS60140261U (en) | Video signal processing device | |
JPH02123799U (en) | ||
JPS593385U (en) | signal processing circuit | |
JPS6146636U (en) | Memory switching circuit | |
JPS5885827U (en) | Channel selection device | |
JPS62140463U (en) | ||
JPS59169647U (en) | Image display terminal device | |
JPS60107986U (en) | Character pattern generation method | |
JPS5999560U (en) | PCM transmission device | |
JPS58142703U (en) | DDC system backup device | |
JPS63103151U (en) | ||
JPS6019095U (en) | Musical score recording device for electronic musical instruments | |
JPH0166697U (en) | ||
JPS60145497U (en) | automatic rhythm playing device | |
JPS58152044U (en) | order conversion circuit | |
JPS5992938U (en) | computer output device | |
JPS60107988U (en) | personal computer | |
JPS6079882U (en) | television receiver | |
JPS60118988U (en) | Clock with recording function | |
JPS6070885U (en) | CRT display device |