JPS603657B2 - フアーストイン・フアーストアウト記憶装置 - Google Patents

フアーストイン・フアーストアウト記憶装置

Info

Publication number
JPS603657B2
JPS603657B2 JP52070602A JP7060277A JPS603657B2 JP S603657 B2 JPS603657 B2 JP S603657B2 JP 52070602 A JP52070602 A JP 52070602A JP 7060277 A JP7060277 A JP 7060277A JP S603657 B2 JPS603657 B2 JP S603657B2
Authority
JP
Japan
Prior art keywords
special
data
bit
elements
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52070602A
Other languages
English (en)
Japanese (ja)
Other versions
JPS535937A (en
Inventor
ジヨン・エドワ−ド・キヤンベル
ジエハ−ド・ロバ−ト・トンプソン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS535937A publication Critical patent/JPS535937A/ja
Publication of JPS603657B2 publication Critical patent/JPS603657B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP52070602A 1976-07-02 1977-06-16 フアーストイン・フアーストアウト記憶装置 Expired JPS603657B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/702,363 US4095283A (en) 1976-07-02 1976-07-02 First in-first out memory array containing special bits for replacement addressing
US702363 2000-10-31

Publications (2)

Publication Number Publication Date
JPS535937A JPS535937A (en) 1978-01-19
JPS603657B2 true JPS603657B2 (ja) 1985-01-30

Family

ID=24820919

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52070602A Expired JPS603657B2 (ja) 1976-07-02 1977-06-16 フアーストイン・フアーストアウト記憶装置

Country Status (7)

Country Link
US (1) US4095283A (US07413550-20080819-C00001.png)
JP (1) JPS603657B2 (US07413550-20080819-C00001.png)
CA (1) CA1080366A (US07413550-20080819-C00001.png)
DE (1) DE2725396B2 (US07413550-20080819-C00001.png)
FR (1) FR2357036A1 (US07413550-20080819-C00001.png)
GB (1) GB1533831A (US07413550-20080819-C00001.png)
IT (1) IT1115357B (US07413550-20080819-C00001.png)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1590835A (en) * 1976-11-12 1981-06-10 Rolls Royce Data processing methods and systems
NL7713707A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met variabele ingang en vaste uitgang.
GB2030739B (en) * 1978-09-29 1982-06-30 Nat Res Dev Computer store arrangements
WO1980002610A1 (en) * 1979-05-23 1980-11-27 Telxon Corp Portable data entry device including dynamic partitioning of data memory
FR2506028A1 (fr) * 1981-05-15 1982-11-19 Omera Segid Dispositif d'oubli pour invalider des informations contenues dans une memoire depuis un certain temps et radar comportant un tel dispositif
JPS58501296A (ja) * 1981-08-18 1983-08-04 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Ｌｒｕペ−シング・バツフア・プ−ルを通してデ−タ・ベ−スのデマンド・アクセスを行なう際のスラツシング減少
JPS5960341A (ja) * 1982-09-30 1984-04-06 Rikagaku Kenkyusho レ−ザ−回折像を用いる粒度分布測定法
US4707134A (en) * 1984-12-04 1987-11-17 The Dow Chemical Company Fiber optic probe
JPH0827756B2 (ja) * 1987-04-13 1996-03-21 三菱電機株式会社 Ｉｃカード
US5019971A (en) * 1987-04-13 1991-05-28 Prime Computer, Inc. High availability cache organization
AU604101B2 (en) * 1987-04-13 1990-12-06 Computervision Corporation High availability cache organization
JPH0630053B2 (ja) * 1989-02-13 1994-04-20 株式会社東芝 遅延バッファ回路
US5274647A (en) * 1989-02-13 1993-12-28 Kabushiki Kaisha Toshiba Elastic buffer with error detection using a hamming distance circuit
US5016221A (en) * 1989-12-01 1991-05-14 National Semiconductor Corporation First-in, first-out (FIFO) memory with variable commit point
FR2655445B1 (fr) * 1989-12-01 1992-04-10 Philips Electronique Lab Dispositif de controle d'une memoire tampon et methode de gestion de donnees numeriques.
US5155825A (en) * 1989-12-27 1992-10-13 Motorola, Inc. Page address translation cache replacement algorithm with improved testability
EP0463967A3 (en) * 1990-06-29 1993-02-24 Digital Equipment Corporation Cache set selection for high-performance processor
US6167499A (en) * 1997-05-20 2000-12-26 Vlsi Technology, Inc. Memory space compression technique for a sequentially accessible memory
US6314485B1 (en) * 1997-11-14 2001-11-06 Agere Systems Guardian Corp. Automatic status register
FR2848327B1 (fr) * 2002-12-06 2005-02-25 Thales Sa Procede de gestion de l'ecriture dans une memoire

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1483564A (US07413550-20080819-C00001.png) * 1965-06-18 1967-09-06
US3984817A (en) * 1973-11-08 1976-10-05 Honeywell Information Systems, Inc. Data processing system having improved program allocation and search technique
US4008460A (en) * 1975-12-24 1977-02-15 International Business Machines Corporation Circuit for implementing a modified LRU replacement algorithm for a cache

Also Published As

Publication number Publication date
US4095283A (en) 1978-06-13
DE2725396B2 (de) 1979-02-15
FR2357036B1 (US07413550-20080819-C00001.png) 1980-02-08
DE2725396C3 (US07413550-20080819-C00001.png) 1979-10-18
IT1115357B (it) 1986-02-03
CA1080366A (en) 1980-06-24
JPS535937A (en) 1978-01-19
GB1533831A (en) 1978-11-29
DE2725396A1 (de) 1978-01-05
FR2357036A1 (fr) 1978-01-27

Similar Documents

Publication Publication Date Title
JPS603657B2 (ja) フアーストイン・フアーストアウト記憶装置
US4845664A (en) On-chip bit reordering structure
US3675211A (en) Data compaction using modified variable-length coding
US5103451A (en) Parallel cyclic redundancy check circuit
US7421563B2 (en) Hashing and serial decoding techniques
US4776026A (en) Apparatus for rotating a dot matrix pattern by 90 degrees
EP0364110B1 (en) Semiconductor memory device having a serial access memory
JPH0820967B2 (ja) 集積回路
JPH0480350B2 (US07413550-20080819-C00001.png)
US4800535A (en) Interleaved memory addressing system and method using a parity signal
US4016409A (en) Longitudinal parity generator for use with a memory
US3309671A (en) Input-output section
US5201058A (en) Control system for transferring vector data without waiting for transfer end of the previous vector data
US5089987A (en) Refresh control circuit
US4549283A (en) Digital time delay circuit with high speed and large delay capacity
US5524226A (en) Register file system for microcomputer including a decoding system for concurrently activating source and destination word lines
US3614751A (en) Memory circuit
US5276846A (en) Fast access memory structure
JPH0795269B2 (ja) 命令コードのデコード装置
US5394364A (en) High-speed memory readout circuit using a single set of data buffers
JPH0256048A (ja) データ転送方法及びデータバッファ装置
SU798810A1 (ru) Устройство дл сравнени весов кодов
SU1472909A1 (ru) Запоминающее устройство с динамической адресацией
JPS6134677A (ja) 画像輪郭処理回路
JP2757716B2 (ja) ハフマン符号復号回路