JPS6032225B2 - 自動デ−タ操舵兼デ−タ書式化装置 - Google Patents
自動デ−タ操舵兼デ−タ書式化装置Info
- Publication number
- JPS6032225B2 JPS6032225B2 JP12257377A JP12257377A JPS6032225B2 JP S6032225 B2 JPS6032225 B2 JP S6032225B2 JP 12257377 A JP12257377 A JP 12257377A JP 12257377 A JP12257377 A JP 12257377A JP S6032225 B2 JPS6032225 B2 JP S6032225B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- signal
- data
- address
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US74100976A | 1976-11-11 | 1976-11-11 | |
US741009 | 1976-11-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5361929A JPS5361929A (en) | 1978-06-02 |
JPS6032225B2 true JPS6032225B2 (ja) | 1985-07-26 |
Family
ID=24978991
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12257377A Expired JPS6032225B2 (ja) | 1976-11-11 | 1977-10-14 | 自動デ−タ操舵兼デ−タ書式化装置 |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPS6032225B2 (xx) |
AU (1) | AU515899B2 (xx) |
CA (1) | CA1120123A (xx) |
DE (1) | DE2749884A1 (xx) |
FR (1) | FR2371011A1 (xx) |
GB (1) | GB1595471A (xx) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2021823B (en) * | 1978-05-30 | 1983-04-27 | Intel Corp | Data transfer system |
FR2497977B1 (fr) * | 1981-01-12 | 1986-07-25 | Kuczewski De Poray Jacques | Procede d'echange de donnees et dispositif pour la mise en oeuvre de ce procede |
AU553946B2 (en) * | 1982-03-12 | 1986-07-31 | Honeywell Information Systems Incorp. | Input/output multiplexer data distributor |
US4843588A (en) * | 1982-09-17 | 1989-06-27 | General Electric Company | Programmable radio frequency communications device capable of programming a similar device |
GB2128056A (en) * | 1982-09-17 | 1984-04-18 | Gen Electric | Computer controlled devices |
JPS61165170A (ja) * | 1984-12-19 | 1986-07-25 | Fujitsu Ltd | バス制御方式 |
US4719622A (en) * | 1985-03-15 | 1988-01-12 | Wang Laboratories, Inc. | System bus means for inter-processor communication |
US4827409A (en) * | 1986-07-24 | 1989-05-02 | Digital Equipment Corporation | High speed interconnect unit for digital data processing system |
US4961140A (en) * | 1988-06-29 | 1990-10-02 | International Business Machines Corporation | Apparatus and method for extending a parallel synchronous data and message bus |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3815099A (en) * | 1970-04-01 | 1974-06-04 | Digital Equipment Corp | Data processing system |
GB1394431A (en) * | 1971-06-24 | 1975-05-14 | Plessey Co Ltd | Multiprocessor data processing system |
SU1274634A3 (ru) * | 1975-06-30 | 1986-11-30 | Ханивелл Информейшн Системз Инк (Фирма) | Устройство дл приоритетного подключени источника информации к общей магистрали |
-
1977
- 1977-10-07 CA CA000288344A patent/CA1120123A/en not_active Expired
- 1977-10-14 JP JP12257377A patent/JPS6032225B2/ja not_active Expired
- 1977-11-04 AU AU30325/77A patent/AU515899B2/en not_active Expired
- 1977-11-08 DE DE19772749884 patent/DE2749884A1/de active Granted
- 1977-11-09 GB GB4671477A patent/GB1595471A/en not_active Expired
- 1977-11-09 FR FR7733820A patent/FR2371011A1/fr active Granted
Also Published As
Publication number | Publication date |
---|---|
DE2749884A1 (de) | 1978-05-18 |
AU515899B2 (en) | 1981-05-07 |
GB1595471A (en) | 1981-08-12 |
FR2371011A1 (fr) | 1978-06-09 |
DE2749884C2 (xx) | 1990-08-30 |
CA1120123A (en) | 1982-03-16 |
AU3032577A (en) | 1979-05-10 |
FR2371011B1 (xx) | 1985-05-24 |
JPS5361929A (en) | 1978-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4763249A (en) | Bus device for use in a computer system having a synchronous bus | |
US4706190A (en) | Retry mechanism for releasing control of a communications path in digital computer system | |
US4787033A (en) | Arbitration mechanism for assigning control of a communications path in a digital computer system | |
US4030075A (en) | Data processing system having distributed priority network | |
US4161024A (en) | Private cache-to-CPU interface in a bus oriented data processing system | |
US3997896A (en) | Data processing system providing split bus cycle operation | |
US3995258A (en) | Data processing system having a data integrity technique | |
US4050097A (en) | Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus | |
US4000485A (en) | Data processing system providing locked operation of shared resources | |
US4661905A (en) | Bus-control mechanism | |
US4195342A (en) | Multi-configurable cache store system | |
JPS5930293B2 (ja) | デ−タ処理システムにおいて結合された共通バス用ア−キテクチャ | |
US4769768A (en) | Method and apparatus for requesting service of interrupts by selected number of processors | |
KR960006506B1 (ko) | 컴퓨터 시스템, 시스템 확장장치, 버스 결합장치 및 버스억세스 조정방법 | |
US4648030A (en) | Cache invalidation mechanism for multiprocessor systems | |
CA2026737C (en) | Bus master interface circuit with transparent preemption of a data transfer controller | |
US4384327A (en) | Intersystem cycle control logic | |
JPS5922251B2 (ja) | 多数未完情報要求を与えるシステム | |
EP0138676B1 (en) | Retry mechanism for releasing control of a communications path in a digital computer system | |
US4236203A (en) | System providing multiple fetch bus cycle operation | |
US6085261A (en) | Method and apparatus for burst protocol in a data processing system | |
JPS6032225B2 (ja) | 自動デ−タ操舵兼デ−タ書式化装置 | |
US4245299A (en) | System providing adaptive response in information requesting unit | |
US4433376A (en) | Intersystem translation logic system | |
EP0139568B1 (en) | Message oriented interrupt mechanism for multiprocessor systems |