JPS6022258A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS6022258A
JPS6022258A JP58128727A JP12872783A JPS6022258A JP S6022258 A JPS6022258 A JP S6022258A JP 58128727 A JP58128727 A JP 58128727A JP 12872783 A JP12872783 A JP 12872783A JP S6022258 A JPS6022258 A JP S6022258A
Authority
JP
Japan
Prior art keywords
cache memory
data
instruction
request
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58128727A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0233182B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Yoshiharu Ono
大野　義治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58128727A priority Critical patent/JPS6022258A/ja
Publication of JPS6022258A publication Critical patent/JPS6022258A/ja
Publication of JPH0233182B2 publication Critical patent/JPH0233182B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58128727A 1983-07-16 1983-07-16 デ−タ処理装置 Granted JPS6022258A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58128727A JPS6022258A (ja) 1983-07-16 1983-07-16 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58128727A JPS6022258A (ja) 1983-07-16 1983-07-16 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS6022258A true JPS6022258A (ja) 1985-02-04
JPH0233182B2 JPH0233182B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-07-25

Family

ID=14991944

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58128727A Granted JPS6022258A (ja) 1983-07-16 1983-07-16 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS6022258A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5984981A (en) * 1995-02-28 1999-11-16 Showa Miyagi Salt making method and apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5984981A (en) * 1995-02-28 1999-11-16 Showa Miyagi Salt making method and apparatus

Also Published As

Publication number Publication date
JPH0233182B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-07-25

Similar Documents

Publication Publication Date Title
EP0637800B1 (en) Data processor having cache memory
JP3577331B2 (ja) キャッシュメモリシステムおよびマイクロプロセッサ内の命令を操作するための方法
JP4067887B2 (ja) プリフェッチを行う演算処理装置、情報処理装置及びそれらの制御方法
US20100325396A1 (en) Multithread processor and register control method
JPH06318177A (ja) キャッシュ・ミス・ペナルティを減少させる方法、装置及びコンピュータ・システム
JPH04242848A (ja) 走行モード別キャッシュメモリ制御方式
JPWO2004031943A1 (ja) データプロセッサ
EP4425327A1 (en) Decoding method, processor, chip, and electronic device
US5918044A (en) Apparatus and method for instruction fetching using a multi-port instruction cache directory
JP3088303B2 (ja) キャッシュ・メモリ・バンク制御装置
US7234041B2 (en) Embedded system with instruction prefetching device, and method for fetching instructions in embedded systems
JPS6022258A (ja) デ−タ処理装置
US7650483B2 (en) Execution of instructions within a data processing apparatus having a plurality of processing units
JPH11232171A (ja) 情報処理システム
JPS6020254A (ja) デ−タ処理装置
JPH0516061B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH03175548A (ja) マイクロプロセッサ及びアドレス制御方式
EP0411679B1 (en) Apparatus for dynamically adding a next address field to the instructions of a computer system.
JPH05181674A (ja) プロセッサのページ越処理方式
JPH08249175A (ja) スーパースカラ・プロセッサ装置内の非アーキテクト命令を選択的にサポートする方法及び装置
JPH0326862B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6051947A (ja) 仮想記憶計算機における命令先取方式
JP3284508B2 (ja) データ先読み制御装置
JPH05250258A (ja) キャッシュ制御方式
JPH041373B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)