JPH0233182B2 - - Google Patents

Info

Publication number
JPH0233182B2
JPH0233182B2 JP58128727A JP12872783A JPH0233182B2 JP H0233182 B2 JPH0233182 B2 JP H0233182B2 JP 58128727 A JP58128727 A JP 58128727A JP 12872783 A JP12872783 A JP 12872783A JP H0233182 B2 JPH0233182 B2 JP H0233182B2
Authority
JP
Japan
Prior art keywords
cache memory
data
request
instruction
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58128727A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6022258A (ja
Inventor
Yoshiharu Oono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58128727A priority Critical patent/JPS6022258A/ja
Publication of JPS6022258A publication Critical patent/JPS6022258A/ja
Publication of JPH0233182B2 publication Critical patent/JPH0233182B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58128727A 1983-07-16 1983-07-16 デ−タ処理装置 Granted JPS6022258A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58128727A JPS6022258A (ja) 1983-07-16 1983-07-16 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58128727A JPS6022258A (ja) 1983-07-16 1983-07-16 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS6022258A JPS6022258A (ja) 1985-02-04
JPH0233182B2 true JPH0233182B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-07-25

Family

ID=14991944

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58128727A Granted JPS6022258A (ja) 1983-07-16 1983-07-16 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS6022258A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU704187B2 (en) * 1995-02-28 1999-04-15 Kabushiki Kaisha Okinawa Salt Salt making method and apparatus

Also Published As

Publication number Publication date
JPS6022258A (ja) 1985-02-04

Similar Documents

Publication Publication Date Title
JPH0242569A (ja) ベクター処理システムに用いる文脈スイッチング方法及び装置
JPH0425579B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6963962B2 (en) Memory system for supporting multiple parallel accesses at very high frequencies
JPH0215369A (ja) ベクター処理システムの命令を実行する方法及び装置
JPS5834857B2 (ja) 記憶階層における優先順位決定機構
US7415576B2 (en) Data processor with block transfer control
JPH04242848A (ja) 走行モード別キャッシュメモリ制御方式
EP0531123A1 (en) A dynamic address translation processing apparatus in a data processing system
JP3088303B2 (ja) キャッシュ・メモリ・バンク制御装置
JPH0233182B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5134698A (en) Data processing system having a storage controller for transferring an arbitrary amount of data at an arbitrary address boundary between storages
US4855902A (en) Microprocessor assisted data block transfer apparatus
JPH0136133B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0516061B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6349370B1 (en) Multiple bus shared memory parallel processor and processing method
JPS6148745B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US6195747B1 (en) System and method for reducing data traffic between a processor and a system controller in a data processing system
GB2271204A (en) Memory access system
EP0318702A2 (en) Data processor with direct data transfer between coprocessor and memory
JP3284508B2 (ja) データ先読み制御装置
US7136965B2 (en) Microcomputer
JPH0250259A (ja) ベクタープロセッサによって非同期メモリ管理例外を取り扱う方法及び装置
JPH1055303A (ja) メモリシステム
JPH03237538A (ja) 緩衝記憶装置
JPH0447344B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)