JPS60210860A - 半導体集積回路素子 - Google Patents

半導体集積回路素子

Info

Publication number
JPS60210860A
JPS60210860A JP59068245A JP6824584A JPS60210860A JP S60210860 A JPS60210860 A JP S60210860A JP 59068245 A JP59068245 A JP 59068245A JP 6824584 A JP6824584 A JP 6824584A JP S60210860 A JPS60210860 A JP S60210860A
Authority
JP
Japan
Prior art keywords
active layer
region
wiring
cell
active
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59068245A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0158870B2 (cs
Inventor
Isao Nakamura
功 中村
Masaru Nawaki
那脇 勝
Masaru Shiraishi
勝 白石
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP59068245A priority Critical patent/JPS60210860A/ja
Publication of JPS60210860A publication Critical patent/JPS60210860A/ja
Publication of JPH0158870B2 publication Critical patent/JPH0158870B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90Masterslice integrated circuits
    • H10D84/903Masterslice integrated circuits comprising field effect technology
    • H10D84/907CMOS gate arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP59068245A 1984-04-04 1984-04-04 半導体集積回路素子 Granted JPS60210860A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59068245A JPS60210860A (ja) 1984-04-04 1984-04-04 半導体集積回路素子

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59068245A JPS60210860A (ja) 1984-04-04 1984-04-04 半導体集積回路素子

Publications (2)

Publication Number Publication Date
JPS60210860A true JPS60210860A (ja) 1985-10-23
JPH0158870B2 JPH0158870B2 (cs) 1989-12-13

Family

ID=13368184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59068245A Granted JPS60210860A (ja) 1984-04-04 1984-04-04 半導体集積回路素子

Country Status (1)

Country Link
JP (1) JPS60210860A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6310557U (cs) * 1986-07-08 1988-01-23

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6310557U (cs) * 1986-07-08 1988-01-23

Also Published As

Publication number Publication date
JPH0158870B2 (cs) 1989-12-13

Similar Documents

Publication Publication Date Title
US4733288A (en) Gate-array chip
JP2016192560A (ja) 複数のプログラマブル領域を有するゲートアレイ構造
US7755110B2 (en) Architecture of function blocks and wirings in a structured ASIC and configurable driver cell of a logic cell zone
US6271548B1 (en) Master slice LSI and layout method for the same
KR890004568B1 (ko) 마스터슬라이스형 반도체장치
US4884118A (en) Double metal HCMOS compacted array
US4661815A (en) Gate array integrated device having mixed single column type and matrix type arrays
JPH10335612A (ja) 高密度ゲートアレイセル構造およびその製造方法
JPH058585B2 (cs)
US8788984B2 (en) Gate array architecture with multiple programmable regions
JPH0434309B2 (cs)
JPH0113222B2 (cs)
US5858817A (en) Process to personalize master slice wafers and fabricate high density VLSI components with a single masking step
JPS60210860A (ja) 半導体集積回路素子
JPH10163458A (ja) クロックドライバ回路及び半導体集積回路装置
JPH0254670B2 (cs)
JPS6318339B2 (cs)
JP2761052B2 (ja) スタンダードセルの配置方法
JPH0722510A (ja) 半導体集積回路装置の製造方法および半導体集積回路装置
JP4279955B2 (ja) 半導体集積回路装置及びその製造方法
JPS5836501B2 (ja) 半導体集積回路装置
JPH02280353A (ja) 半導体集積回路
JP3019764B2 (ja) 半導体集積回路装置およびその回路セルの多段接続構造
JPH0312963A (ja) ゲートアレイ
JPH02284468A (ja) ゲートアレイ型半導体集積回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees