JPS60198850A - Lead frame - Google Patents
Lead frameInfo
- Publication number
- JPS60198850A JPS60198850A JP5560684A JP5560684A JPS60198850A JP S60198850 A JPS60198850 A JP S60198850A JP 5560684 A JP5560684 A JP 5560684A JP 5560684 A JP5560684 A JP 5560684A JP S60198850 A JPS60198850 A JP S60198850A
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- lead
- semiconductor device
- leads
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Abstract
Description
【発明の詳細な説明】
(技術分野)
本発明は、テープ・キャリア方式によって製造される半
導体回路に用いるリード・フレームに関するものである
。DETAILED DESCRIPTION OF THE INVENTION (Technical Field) The present invention relates to a lead frame used in a semiconductor circuit manufactured by a tape carrier method.
(従来の技術)
従来のテープ・キャリア方式用のり一ド轡フレームは第
1図のように均質のテープ状のボリイシF等の絶縁性フ
ィルム1の両側に等間隔のスズロケットホール2を開け
、中央部にデバイスホール4を開けてリード3を金属腐
蝕法および電気金贋金法によって連続的に形成する。リ
ード・フレームのり一ド3の半導体素子の搭載側は、デ
バイスホール4に突き出したものとなっておシ、リード
3の先端部3aにおいて半導体素子5の電極に熱圧着さ
れリード3の他端3Cに探針を接触させて半導体素子の
電気的な特性を測定することができる。(Prior art) As shown in Fig. 1, the conventional glued frame for the tape carrier method has tin rocket holes 2 made at equal intervals on both sides of a homogeneous tape-shaped insulating film 1 such as Bolish F. A device hole 4 is opened in the center, and leads 3 are continuously formed by metal etching and electroplating. The side of the lead frame glue 3 on which the semiconductor element is mounted protrudes into the device hole 4, and the tip 3a of the lead 3 is thermocompressed to the electrode of the semiconductor element 5, and the other end 3C of the lead 3 is attached. The electrical characteristics of a semiconductor element can be measured by bringing a probe into contact with the semiconductor element.
(発明の目的)
しかし、この形状のり一ド・フレームでは、製造工程に
おいて、静電気を帯びた物質が、リード3に接触するこ
とによって、このリード3を通して、容易に半導体装置
5に、電気が直接に加わシ半導体装置を破壊して、歩留
を極端に低下させていた。(Object of the Invention) However, in the glued frame of this shape, during the manufacturing process, a substance charged with static electricity comes into contact with the leads 3, and electricity can easily be directly applied to the semiconductor device 5 through the leads 3. In addition to this, semiconductor devices were destroyed and yields were extremely reduced.
(発明の目的および構成)
本発明は、従来のテープキャリア方式のリードフレーム
の上記の欠点を解消することを目的とし、リードフレー
ム上に容量、抵抗等の素子を具備し 。(Object and Structure of the Invention) The present invention aims to eliminate the above-mentioned drawbacks of the conventional tape carrier type lead frame, and includes elements such as capacitors and resistors on the lead frame.
たことを特徴とする。It is characterized by:
(作 用)
この方式のり一ド・フレームを用いることによって、製
造工程において静電気を帯びた物質が、リードフレーム
に接触し、リードフレームが帯電したとしても宵、流は
、インピーダンスの低い容量ないしは抵抗を流れること
によって、半導体装量5に電流は流れず、半導体装置5
を破壊することなく歩留を一段と向上することができる
。ユ(実施例)
本発明の実施例によるテープ・キャリア方式のリード・
フレームは、第2図のようにテープ状のポリイミド等の
絶縁性フィルム1上に、リード3の39と一方のリード
と連続的につながっているリード部3dとの間に容量素
子又は抵抗索子等の電気素子6を設けたものである。(Function) By using this type of glued frame, even if a substance charged with static electricity comes into contact with the lead frame during the manufacturing process and the lead frame is charged, the flow will be reduced to capacitance or resistance with low impedance. As a result, no current flows through the semiconductor device 5, and the semiconductor device 5
The yield can be further improved without destroying the material. (Embodiment) A tape carrier type lead/reader according to an embodiment of the present invention.
As shown in FIG. 2, the frame is made of a tape-shaped insulating film 1 made of polyimide or the like, and has a capacitive element or a resistive cable connected between 39 of the leads 3 and a lead part 3d that is continuously connected to one lead. It is equipped with an electric element 6 such as the following.
上記の実施例は、本発明の好適な膨様を示しているが、
穐々の変形もしくけ変更が可能である。Although the above examples illustrate preferred inflation patterns of the present invention,
It is possible to change the deformation of Aki.
たとえばリード部の3dの形状およびその接続個所、あ
るいは電気素子の種類およびその接続個所の変更が可能
である。For example, it is possible to change the shape of the lead portion 3d and its connection points, or the type of electric element and its connection points.
【図面の簡単な説明】
第1図は、従来のチップ・キャリア方式のリードフレー
ムの平面図であり、第2図は、本発明の実施例によるチ
ップ・キャリア方式のリード嚇フレームの平面図である
。
尚、図に、おいて、1・・・・・・テープ、2・川・・
スプロケットΦホール、3・・・・・・リード、4・・
・・・・デバイス・ホール、5・・・・・・半導体素子
、6・・・・・・本発明に関れる容量素子ないしは抵抗
素子である。
!
第1図
第 Z 旧[Brief Description of the Drawings] Fig. 1 is a plan view of a conventional chip carrier type lead frame, and Fig. 2 is a plan view of a chip carrier type lead threat frame according to an embodiment of the present invention. be. In addition, in the figure, 1... tape, 2... river...
Sprocket Φ hole, 3...Lead, 4...
. . . Device hole, 5 . . . Semiconductor element, 6 . . . Capacitive element or resistive element related to the present invention. ! Figure 1 No. Z Old
Claims (1)
ィルムにおいて、該フィルム上に電気素子が設けられて
いることを特徴とするり一ド・フレーム。1. A linear frame, characterized in that an elongated insulating film is provided with a densely layered electrode lead pattern, and an electric element is provided on the film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5560684A JPS60198850A (en) | 1984-03-23 | 1984-03-23 | Lead frame |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5560684A JPS60198850A (en) | 1984-03-23 | 1984-03-23 | Lead frame |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60198850A true JPS60198850A (en) | 1985-10-08 |
Family
ID=13003425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5560684A Pending JPS60198850A (en) | 1984-03-23 | 1984-03-23 | Lead frame |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60198850A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62190345U (en) * | 1986-05-26 | 1987-12-03 | ||
US4949155A (en) * | 1987-07-14 | 1990-08-14 | Sharp Kabushiki Kaisha | Tape carrier for semiconductor chips |
-
1984
- 1984-03-23 JP JP5560684A patent/JPS60198850A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62190345U (en) * | 1986-05-26 | 1987-12-03 | ||
US4949155A (en) * | 1987-07-14 | 1990-08-14 | Sharp Kabushiki Kaisha | Tape carrier for semiconductor chips |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6428930A (en) | Semiconductor device | |
JPS6450443A (en) | Semiconductor device | |
JPH04307769A (en) | Electronic device and forming method thereof | |
EP1041618A4 (en) | Semiconductor device and manufacturing method thereof, circuit board and electronic equipment | |
JPS60198850A (en) | Lead frame | |
US4945634A (en) | Assembly packaging method for sensor elements | |
JP2970111B2 (en) | Lead frame, semiconductor device and method of manufacturing the same | |
KR960030104A (en) | Magnetic head device and manufacturing method thereof | |
JP2782870B2 (en) | Lead frame | |
JPS56137659A (en) | Semiconductor device and its manufacture | |
JPS5575257A (en) | Substrate circuit device | |
KR920017219A (en) | Semiconductor device and manufacturing method of semiconductor device and tape carrier | |
JPH02250388A (en) | Hybrid integrated circuit | |
JPS5642362A (en) | Package for integrated circuit | |
KR890008968A (en) | package | |
JPS57147262A (en) | Manufacture of semiconductor device | |
JPH0430795Y2 (en) | ||
JPH0414934Y2 (en) | ||
JPH0358465A (en) | Resin sealed type semiconductor device | |
JPS6459953A (en) | Manufacture of compound integrated circuit | |
JPS6225433A (en) | Semiconductor element characteristic measuring device | |
JPS6457671U (en) | ||
JPS634637A (en) | Lead frame | |
JPS583300Y2 (en) | semiconductor equipment | |
JPS63220612A (en) | Capacitor built-in vibrator |