JPS601859U - Entry/exit control device - Google Patents

Entry/exit control device

Info

Publication number
JPS601859U
JPS601859U JP7592283U JP7592283U JPS601859U JP S601859 U JPS601859 U JP S601859U JP 7592283 U JP7592283 U JP 7592283U JP 7592283 U JP7592283 U JP 7592283U JP S601859 U JPS601859 U JP S601859U
Authority
JP
Japan
Prior art keywords
entry
control device
exit control
memory
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7592283U
Other languages
Japanese (ja)
Inventor
森木 康博
Original Assignee
株式会社 熊平製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社 熊平製作所 filed Critical 株式会社 熊平製作所
Priority to JP7592283U priority Critical patent/JPS601859U/en
Publication of JPS601859U publication Critical patent/JPS601859U/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はイレーザブルFROMの平面図、第2図はその
機能ブロック図、第3図は本考案による退室管理装置の
ブロック図、第4図および第5図は本考案による情報制
御用メモリとその周辺部分の一徊を示すロック図、第6
図は本考案による情報制御用メモリとその周辺部分の一
例を示す回路図、第7図はタイムチャートである。 1・・・CPU、 2・・・RAM、 3・・・情報制
御用メモリ、4・・・クロック、5・・・キーボード、
6・・・プリンタ、7・・・カードリーグ、8・・・電
圧発生回路、9・・・時間制御回路、10・・・アンド
・ゲート、11・・・データバス、12・・・アドレス
バス、20・・門フリップフロップ、30・・・ラッチ
、VccおよびVpp・・・電源ピン。
FIG. 1 is a plan view of the erasable FROM, FIG. 2 is a functional block diagram thereof, FIG. 3 is a block diagram of the room exit management device according to the present invention, and FIGS. 4 and 5 are the information control memory according to the present invention and its functional block diagram. Lock diagram showing one section of the surrounding area, No. 6
The figure is a circuit diagram showing an example of the information control memory and its peripheral parts according to the present invention, and FIG. 7 is a time chart. 1...CPU, 2...RAM, 3...Memory for information control, 4...Clock, 5...Keyboard,
6... Printer, 7... Card league, 8... Voltage generation circuit, 9... Time control circuit, 10... AND gate, 11... Data bus, 12... Address bus , 20... Gate flip-flop, 30... Latch, Vcc and Vpp... Power pin.

Claims (2)

【実用新案登録請求の範囲】[Scope of utility model registration request] (1)特定の室へ入室あるいは退室する際に、個人別コ
ードを判定手段へ入力させ、その情報に基づいて室扉の
解錠を許可もしくは禁止する入退室管理装置において、
個人別コードを予め登録する情報制御用メモリとしてプ
ログラマブル・リードオンリー・メモリを使用すること
を特徴とする入退室管理装置。
(1) In an entry/exit control device that inputs an individual code into a determination means when entering or leaving a specific room, and allows or prohibits unlocking of the room door based on that information,
An entry/exit control device characterized in that a programmable read-only memory is used as an information control memory in which an individual code is registered in advance.
(2)プログラマブルφリードオンリー・メモリに入出
力ポートとしてフリップフロップを備え、このフリップ
フロップが“1“を出力する状態で個人別コードの書込
みを行ない、書込みが終了したのち、このフリップフロ
ップを“0”出力の状態にすることを特徴とする実用新
案登録請求の範囲第1項に記載の入退室管理装置。
(2) Programmable φ read-only memory is equipped with a flip-flop as an input/output port, and the individual code is written with this flip-flop outputting “1”. After the writing is completed, this flip-flop is output “1”. The entry/exit control device according to claim 1, which is characterized in that the device outputs 0”.
JP7592283U 1983-05-20 1983-05-20 Entry/exit control device Pending JPS601859U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7592283U JPS601859U (en) 1983-05-20 1983-05-20 Entry/exit control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7592283U JPS601859U (en) 1983-05-20 1983-05-20 Entry/exit control device

Publications (1)

Publication Number Publication Date
JPS601859U true JPS601859U (en) 1985-01-09

Family

ID=30205982

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7592283U Pending JPS601859U (en) 1983-05-20 1983-05-20 Entry/exit control device

Country Status (1)

Country Link
JP (1) JPS601859U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57130680A (en) * 1981-02-02 1982-08-13 Itoki Kosakusho Chamber managing system enabling chamber exclusive use to specific person
JPS57130679A (en) * 1981-02-02 1982-08-13 Itoki Kosakusho Chamber managing system facilitating alteration of chamber entering condition

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57130680A (en) * 1981-02-02 1982-08-13 Itoki Kosakusho Chamber managing system enabling chamber exclusive use to specific person
JPS57130679A (en) * 1981-02-02 1982-08-13 Itoki Kosakusho Chamber managing system facilitating alteration of chamber entering condition

Similar Documents

Publication Publication Date Title
JPS60150700U (en) Microprocessor with RAM retention function when power is turned on and off
JPS601859U (en) Entry/exit control device
JPS6022774B2 (en) Input/output terminal control method
JPS6137554U (en) Image cutting processing device
JPS6339754U (en)
JPS6047053U (en) computing device
JPS6329187U (en)
JPS60148653U (en) Bus equipment starting device
JPS6113398U (en) integrated circuit
JPS6368027U (en)
JPS6384198U (en)
JPS6296744U (en)
JPS58133808U (en) controller
JPS59165043U (en) Malfunction prevention circuit
JPS5971499U (en) Erasable read-only memory
JPH0267414U (en)
JPS60196855A (en) Memory control system
JPS59174655U (en) Employment management terminal with audio output mechanism
JPS58174733U (en) Process input/output control method
JPS5963744U (en) information processing equipment
JPS58138161U (en) Time chart description OCR paper for logic simulation
JPS6071955U (en) computing device
JPS6119840U (en) Personal computer key operation circuit
JPS5928744U (en) PIN key input device
JPS5897661U (en) memory controller