JPS59165043U - Malfunction prevention circuit - Google Patents
Malfunction prevention circuitInfo
- Publication number
- JPS59165043U JPS59165043U JP5616283U JP5616283U JPS59165043U JP S59165043 U JPS59165043 U JP S59165043U JP 5616283 U JP5616283 U JP 5616283U JP 5616283 U JP5616283 U JP 5616283U JP S59165043 U JPS59165043 U JP S59165043U
- Authority
- JP
- Japan
- Prior art keywords
- prevention circuit
- malfunction prevention
- microcomputer
- writing
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はマイクロコンピュータの一例を示すシステムブ
ロック図、第２図はこの考案に係る誤動作防止回路の一
実施例を示す回路図、第３図は第２図に示す回路の要部
を具体的に示す回路図、第４図は第３図に示す回路の動
作を説明する為のタイミングチャートである。
３１・・・ＲＡＭ、３３．３４・・・端子、３５．３６
・・・カウンタ回路、３７・・・フリップフロップ回路
、３８・・・ラッチ回路、３９・・・遅延回路、４０・
・・ノア回路、４１．４２・・・インバータ回路。
■−−−ｔ−
（ａ）ｐｍ’ １１ｍＷｔ川”ｕ’１ｎ（ｂ
）Ｐ２ −「１」−１Ｊ−しｊ−Ｌｊ−（Ｃ） Ｐ３
−一一一一一。−」−一一一（ｄ） Ｑｌ 、
」１−−
（ｅ）Ｐｓｒ−一一一−４
（ｆ） Ｑｌ、１ −−シーーー−（９）
Ｐ４ −一−−−−ヤーーー］−−ｔ１ｈ虫し七−ド
５忍Ｈ七−ド＝８七
−−−
一一一一イFig. 1 is a system block diagram showing an example of a microcomputer, Fig. 2 is a circuit diagram showing an embodiment of the malfunction prevention circuit according to this invention, and Fig. 3 is a detailed illustration of the main parts of the circuit shown in Fig. 2. FIG. 4 is a timing chart for explaining the operation of the circuit shown in FIG. 31...RAM, 33.34...Terminal, 35.36
... Counter circuit, 37... Flip-flop circuit, 38... Latch circuit, 39... Delay circuit, 40.
...Nor circuit, 41.42...Inverter circuit. ■---t- (a) pm' 11mWt river"u'1n(b
)P2 -“1”-1J-shij-Lj-(C) P3
-One, one, one. -”-111 (d) Ql,
”1-- (e) Psr-111-4 (f) Ql, 1 --C-(9)
P4 -1---Ya]--t1h Mushishi 7-do 5ninH7-do=87---1111i
Claims (1)
しが可能なメモリと、前記マイクロコンぎユータが初期
状態に設定されると前記メモリに所定のデータを書き込
むことが可能なデータ書込み手段と、前記メモリに書き
込まれたデータの内容が前記所定のデータの内容から変
化した場合前記マイクロコンピュータを初期状態に設定
する初期化手段とを具備した誤動作防止回路。a microcomputer; a memory capable of writing and reading data; a data writing means capable of writing predetermined data to the memory when the microcomputer is set to an initial state; and initializing means for setting the microcomputer to an initial state when the content of the predetermined data changes from the predetermined data content.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5616283U JPS59165043U (en) | 1983-04-15 | 1983-04-15 | Malfunction prevention circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5616283U JPS59165043U (en) | 1983-04-15 | 1983-04-15 | Malfunction prevention circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59165043U true JPS59165043U (en) | 1984-11-06 |
Family
ID=30186483
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5616283U Pending JPS59165043U (en) | 1983-04-15 | 1983-04-15 | Malfunction prevention circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59165043U (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5277993A (en) * | 1975-12-24 | 1977-06-30 | Toshiba Corp | Numeric controller |
| JPS5346237A (en) * | 1976-10-08 | 1978-04-25 | Canon Inc | Electronic device having memory unit capable of write-in and readout |
| JPS53119637A (en) * | 1977-03-28 | 1978-10-19 | Nissin Electric Co Ltd | Data checking system |
-
1983
- 1983-04-15 JP JP5616283U patent/JPS59165043U/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5277993A (en) * | 1975-12-24 | 1977-06-30 | Toshiba Corp | Numeric controller |
| JPS5346237A (en) * | 1976-10-08 | 1978-04-25 | Canon Inc | Electronic device having memory unit capable of write-in and readout |
| JPS53119637A (en) * | 1977-03-28 | 1978-10-19 | Nissin Electric Co Ltd | Data checking system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59165043U (en) | Malfunction prevention circuit | |
| JPS5942640U (en) | flip-flop circuit | |
| JPS6074297U (en) | RAM access circuit | |
| JPS5928722U (en) | Protection circuit for counter memory method using backup power supply | |
| JPS6039163U (en) | External input/output device | |
| JPS60164258U (en) | data transfer control device | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS5920351U (en) | Adder circuit in microcomputer | |
| JPS5933334U (en) | flip-flop circuit | |
| JPS5933544U (en) | Counter reading circuit | |
| JPS60126850U (en) | Parity error detection identification circuit | |
| JPS601037U (en) | binary circuit | |
| JPS60109102U (en) | digital control circuit | |
| JPS60158332U (en) | reset circuit | |
| JPS58101252U (en) | Parity checker malfunction prevention circuit | |
| JPS59189336U (en) | input circuit | |
| JPS59165027U (en) | Microcomputer reset circuit | |
| JPS6044298U (en) | memory write circuit | |
| JPS6095653U (en) | data bus control device | |
| JPS58164046U (en) | Microprocessor control device | |
| JPS6010308U (en) | Relay output circuit | |
| JPS58164025U (en) | error control circuit | |
| JPS601035U (en) | delay device | |
| JPS58118599U (en) | Storage device | |
| JPS59169632U (en) | data transfer circuit |