JPS60183662A - 情報処理装置 - Google Patents
情報処理装置Info
- Publication number
- JPS60183662A JPS60183662A JP59040005A JP4000584A JPS60183662A JP S60183662 A JPS60183662 A JP S60183662A JP 59040005 A JP59040005 A JP 59040005A JP 4000584 A JP4000584 A JP 4000584A JP S60183662 A JPS60183662 A JP S60183662A
- Authority
- JP
- Japan
- Prior art keywords
- processing
- transmission
- reception
- request
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59040005A JPS60183662A (ja) | 1984-03-02 | 1984-03-02 | 情報処理装置 |
DE85102394T DE3587643T2 (de) | 1984-03-02 | 1985-03-04 | Informationsverarbeitungseinheit mit Unterbrechungsfunktion. |
EP85102394A EP0153764B1 (en) | 1984-03-02 | 1985-03-04 | Information processor having an interruption operating function |
US07/287,622 US5036458A (en) | 1984-03-02 | 1988-12-20 | Information processor executing interruption program without saving contents of program counter |
US07/691,297 US5163150A (en) | 1984-03-02 | 1991-04-25 | Information processor performing interrupt operation without saving contents of program counter |
US07/691,284 US5159688A (en) | 1984-03-02 | 1991-04-25 | Information processor performing interrupt operation in two modes |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59040005A JPS60183662A (ja) | 1984-03-02 | 1984-03-02 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60183662A true JPS60183662A (ja) | 1985-09-19 |
JPH0414377B2 JPH0414377B2 (enrdf_load_html_response) | 1992-03-12 |
Family
ID=12568793
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59040005A Granted JPS60183662A (ja) | 1984-03-02 | 1984-03-02 | 情報処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60183662A (enrdf_load_html_response) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62224831A (ja) * | 1986-03-25 | 1987-10-02 | Nec Corp | デ−タ受信処理方式 |
JPS63118947A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | シングルチツプマイクロコンピユ−タ |
JPS63118950A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | 情報処理装置 |
JPS63118949A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | 情報処理装置 |
JPH01152540A (ja) * | 1987-09-10 | 1989-06-15 | Nec Corp | データ処理装置 |
-
1984
- 1984-03-02 JP JP59040005A patent/JPS60183662A/ja active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62224831A (ja) * | 1986-03-25 | 1987-10-02 | Nec Corp | デ−タ受信処理方式 |
JPS63118947A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | シングルチツプマイクロコンピユ−タ |
JPS63118950A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | 情報処理装置 |
JPS63118949A (ja) * | 1986-11-07 | 1988-05-23 | Nec Corp | 情報処理装置 |
JPH01152540A (ja) * | 1987-09-10 | 1989-06-15 | Nec Corp | データ処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0414377B2 (enrdf_load_html_response) | 1992-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5247671A (en) | Scalable schedules for serial communications controller in data processing systems | |
EP0266800B1 (en) | Data processor having different interrupt processing modes | |
US5140679A (en) | Universal asynchronous receiver/transmitter | |
US7363396B2 (en) | Supercharge message exchanger | |
US4930065A (en) | Automatic data channels for a computer system | |
EP0087978A2 (en) | Information processing unit | |
US20090024776A1 (en) | High data rate serial peripheral interface | |
JPH06314205A (ja) | 割り込み源間の優先順位確立方法及びデータ処理システム | |
JPH05250305A (ja) | データ転送制御方式 | |
JPH0824320B2 (ja) | 通信制御装置における緩衝域連鎖の方法およびその装置 | |
US5611056A (en) | Method for controlling the expansion of connections to a SCSI bus | |
US4860200A (en) | Microprocessor interface device for coupling non-compatible protocol peripheral with processor | |
JPS60183662A (ja) | 情報処理装置 | |
WO2000023891A1 (en) | A processor | |
JPS6138510B2 (enrdf_load_html_response) | ||
JP2643931B2 (ja) | 情報処理装置 | |
JPH0414376B2 (enrdf_load_html_response) | ||
JPH0414378B2 (enrdf_load_html_response) | ||
JPH0764886A (ja) | シリアルインターフェイス装置を有する処理装置 | |
JPS6332298B2 (enrdf_load_html_response) | ||
JPH0623947B2 (ja) | 情報処理装置 | |
JPS61123244A (ja) | デ−タ通信処理装置 | |
JPH0571980B2 (enrdf_load_html_response) | ||
JPH0535456B2 (enrdf_load_html_response) | ||
JPH10133997A (ja) | Dma制御装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |