JPS60178694A - Method of producing multilayer printed circuit board - Google Patents

Method of producing multilayer printed circuit board

Info

Publication number
JPS60178694A
JPS60178694A JP3423684A JP3423684A JPS60178694A JP S60178694 A JPS60178694 A JP S60178694A JP 3423684 A JP3423684 A JP 3423684A JP 3423684 A JP3423684 A JP 3423684A JP S60178694 A JPS60178694 A JP S60178694A
Authority
JP
Japan
Prior art keywords
printed wiring
wiring board
prepreg
heating
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3423684A
Other languages
Japanese (ja)
Inventor
薫 小野
正之 京井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP3423684A priority Critical patent/JPS60178694A/en
Publication of JPS60178694A publication Critical patent/JPS60178694A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 り発明の利用分野〕 本発明は多層プリント配線板の製造方法に係り、特にプ
リント配線板の積層接着に好適な多層化成形方法に関す
る。
DETAILED DESCRIPTION OF THE INVENTION FIELD OF APPLICATION OF THE INVENTION The present invention relates to a method for manufacturing a multilayer printed wiring board, and more particularly to a multilayer molding method suitable for laminating and adhering printed wiring boards.

〔発明の背景〕[Background of the invention]

第1図は、従来の一般的な多層プリント配線板の多層化
成形方法を示す断面図である。両面鋼張積層板の片面に
導体回路を形成した2枚の表面層10間には両面銅張積
層板の両面に導体回路を形成した中間層2とプリプレグ
3とが位置決めビン4によシ位置合わせをしながら交互
に重ね合わせられる。中間層2は図においては一枚しか
示していないが、一般には複数枚をプリプレグ3と交互
に積層する。プリプレグ3は、各層間を接着するための
ほかに各層間を絶縁したり、導体回路が形成されている
各面のくほみを樹脂で満たす役目も有するため、一般に
は各中間層2問および表面層1と中間層2間に2枚ずつ
配置されるうこのように、下方の表面層1゜プリプレグ
3.中間層2.プリプレグ3.・・・・・上方の表面層
1を順次位置決めビン4に嵌め込んだのち、該位置決め
ビン4を2枚の接着用治具板5においている位置合わせ
用の穴に嵌め込むようにしてはさみ一体化する。なお、
6は接着用治具板5が樹脂で汚れるのを防止する離型フ
ィルムである。上下の表面層1および中間層2は、ホッ
トプレス(図示せず)の熱器7,7間で上下の接着用治
具板5を加熱および加圧することにより、各層間に介在
させたプリプレグ乙によって一体的に固着され、こうし
て多層プリント配線板を構成する。なお8は熱器7の温
度分布のばらつきを矯正するため熱伝導度を小さくする
役目をするスペーサである。
FIG. 1 is a cross-sectional view showing a conventional general multilayer molding method for a multilayer printed wiring board. Between two surface layers 10 each having a conductor circuit formed on one side of the double-sided steel clad laminate, an intermediate layer 2 having a conductor circuit formed on both sides of the double-sided copper clad laminate and a prepreg 3 are placed in position according to a positioning bin 4. They can be layered alternately while being aligned. Although only one intermediate layer 2 is shown in the figure, generally a plurality of intermediate layers 2 are laminated alternately with the prepreg 3. In addition to adhering each layer, prepreg 3 also has the role of insulating each layer and filling the holes on each surface where conductor circuits are formed with resin, so it is generally used for each intermediate layer with two layers and The lower surface layer 1° prepreg 3. Middle class 2. Prepreg 3. After fitting the upper surface layer 1 into the positioning pins 4 one after another, the positioning pins 4 are fitted into the positioning holes in the two adhesive jig plates 5 to integrate the scissors. . In addition,
6 is a release film that prevents the adhesive jig plate 5 from being contaminated with resin. The upper and lower surface layers 1 and the intermediate layer 2 are formed by heating and pressurizing the upper and lower adhesion jig plates 5 between the heaters 7 and 7 of a hot press (not shown), thereby forming prepreg layers interposed between each layer. are fixed together, thus forming a multilayer printed wiring board. Note that 8 is a spacer that serves to reduce thermal conductivity in order to correct variations in temperature distribution of the heating device 7.

表面層1と中間層2あるいは中間層2間を接着するプリ
プレグ3は、一般にはガラス布にエポキシ樹脂等の半硬
化状態の樹脂を含浸塗布して構成される。プリプレグが
加熱されると、含浸しである半硬化状態の樹脂は一旦粘
度が小さくなって流れ出し、然るのち収縮硬化してその
両面のプリント配線板を接着するのであるが、この流れ
出しや収縮硬化はプリプレグおよびプリント配線板の寸
法安定性を悪くするものである。すなわちノリプレグは
、流れ出したシ収縮硬化する時にそれに接着しているプ
リント配線板も一緒に引っ張るように働き、その結果プ
リント配線板にも寸法変化が生じることになるのである
。第2図はこの様子を示す多層プリント配線板の断面図
である。表面層1と中間層2とは厚さや導体回路パター
ンが異なるため溶融硬化するプリプレグ6によって起さ
れる寸法変化量も異なる。よって、プリント配線板の導
体回路パターンの例えばランド部9.9′が第2図に示
すように2つの層間で位置ずれを生じる。また、位置決
めビン4は、プリプレグ3の流れ出しや収縮硬化を妨げ
たり、接着治具板5とプリント配線板との熱膨張率や熱
膨張速度の差による接着治具板5からの引張力をプリン
ト配線板に作用させる役目をしたりしていて、位置決め
ビン4の近傍のプリント配線板は局部的に変形を生じる
。これらの理由により、後工程で本来ならばランド部9
,9′の中心に穿けられるべきスルーホールが例えば中
間層2ではランド部9′の中心からにずれてしまい、そ
の一部がランド部9′の形成されていない場所に位置す
るようになってしまうことがある。仁のことはランド部
9.9′から外れた部分のスルーホールには電気的導通
が断たれることを意味するので、その位置にたまたま導
体回路パターンが配線されていたような場合には、断線
と同じ結果になシ看過し得ない欠点となる。
The prepreg 3 for adhering the surface layer 1 and the intermediate layer 2 or between the intermediate layers 2 is generally constructed by impregnating and coating a glass cloth with a semi-cured resin such as an epoxy resin. When the prepreg is heated, the impregnated semi-cured resin temporarily decreases in viscosity and flows out, and then shrinks and hardens to bond the printed wiring boards on both sides. This impairs the dimensional stability of prepregs and printed wiring boards. That is, when the glue preg that flows out shrinks and hardens, it acts to pull the printed wiring board that is adhered to it, and as a result, the printed wiring board also undergoes dimensional changes. FIG. 2 is a sectional view of a multilayer printed wiring board showing this state. Since the surface layer 1 and the intermediate layer 2 have different thicknesses and conductor circuit patterns, the amount of dimensional change caused by the melted and hardened prepreg 6 also differs. Therefore, for example, land portions 9 and 9' of the conductive circuit pattern of the printed wiring board are misaligned between the two layers as shown in FIG. In addition, the positioning bin 4 prevents the prepreg 3 from flowing out or shrinking and hardening, and prevents the tensile force from the adhesive jig plate 5 due to the difference in thermal expansion coefficient and thermal expansion rate between the adhesive jig plate 5 and the printed wiring board. It acts on the wiring board, and the printed wiring board near the positioning bin 4 is locally deformed. For these reasons, the land portion 9 should be removed in the post-process.
, 9' is shifted from the center of the land portion 9' in the intermediate layer 2, and a portion of the hole is located in a place where the land portion 9' is not formed. Sometimes I put it away. This means that electrical continuity is cut off to the through hole in the part that is off the land part 9.9', so if a conductor circuit pattern happens to be wired at that position, The result is the same as a disconnection, which is a drawback that cannot be overlooked.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、かかる従来方法における欠点であるプ
リント配線板の積層接着時の各層間の位置ずれを低減す
る多層化成形方法を提供する仁と化ある。
An object of the present invention is to provide a multilayer molding method that reduces positional deviation between layers during lamination and bonding of printed wiring boards, which is a drawback in the conventional method.

〔発明の概要〕[Summary of the invention]

本発明は、プリント配線板の積層接着時に、まず最初に
プリント配線板の周辺部だけを加熱および加圧により積
層接着して中央部は加圧だけをすることで各層を相対的
に位置決めし、然るのち該フリント配線板の全体を加熱
および加圧によシ積層接着することで、該プリント配線
板の各層が位置ずれなく一体的に同量の寸法変化を生じ
るようにして本発明の目的を達成しようとするものであ
る。
In the present invention, when laminating and bonding printed wiring boards, first, only the peripheral part of the printed wiring board is laminated and bonded by heating and pressurizing, and the central part is only pressurized to relatively position each layer, Thereafter, the entire flint wiring board is laminated and bonded by heating and pressure, so that each layer of the printed wiring board integrally undergoes the same amount of dimensional change without positional shift, thereby achieving the object of the present invention. This is what we are trying to achieve.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第3図および第4図により説
明する。
An embodiment of the present invention will be described below with reference to FIGS. 3 and 4.

第3図において、1.2.5,4.5および6は第1図
と同様で、位置決めビン4で位置決めされ、2枚の接着
用治具板5ではさまれた表面層1と中間層2を有するプ
リント配線板と材質がガラスエポキシのプリプレグ5と
離形フィルム6を示す。8も第1図と同様で接着用治具
板5とホットプレスの熱器との間にはさむスペーサであ
る。第5図において、10および11はホットプレス(
図示せず)の熱器を示す。該熱器10 、11は厚さ5
QIIIIの鋼板であり、その中を蒸気および水が共通
に流れる直径251111の管が数本くりぬかれている
。すなわち昇温する時はこの管薯こ蒸気を流し、冷却す
る時は水を流す。
In FIG. 3, 1.2.5, 4.5, and 6 are the same as in FIG. 2, a prepreg 5 made of glass epoxy, and a release film 6 are shown. 8 is the same as that shown in FIG. 1, and is a spacer inserted between the bonding jig plate 5 and the hot press heater. In Fig. 5, 10 and 11 are hot press (
(not shown). The heating devices 10 and 11 have a thickness of 5
QIII steel plate with several hollowed out tubes of diameter 251111 through which steam and water commonly flow. In other words, when raising the temperature, steam is passed through the pipe, and when cooling, water is run.

下側の熱器10および11の斜視図を第4図に示す。本
実施例で使用した熱器は、本発明の目的を達成するため
に熱器を2部分に分#独立させている。すなわち、中央
部分の熱器10と周辺部分の熱器11とに分けである。
A perspective view of the lower heaters 10 and 11 is shown in FIG. The heating device used in this example is divided into two independent parts in order to achieve the object of the present invention. In other words, it is divided into a central heating device 10 and a peripheral heating device 11.

両熱器10と11との間隔は3龍で、相互の平坦度のば
らつきは、0.021111以下としである。破線12
はプリント配線板の外形が位置するところを示し、破線
13はプリント配線板の導体回路パターン領域の位置す
るところを示す。
The distance between the two heating vessels 10 and 11 is 3 mm, and the mutual flatness variation is 0.021111 or less. Broken line 12
indicates where the outline of the printed wiring board is located, and a broken line 13 indicates where the conductor circuit pattern area of the printed wiring board is located.

よって第3図において2枚の接着用治具板5間に重ねら
れたプリント配線板は、その位置が第4図で示した位置
になるように、スペーサ8を介して上下熱盤間に置かれ
る。位置決めビン4は、該プリント配線板の導体回路パ
ターン領域外に位置する。すなわち位置決めビン4け、
熱器11の領域内に位置する。
Therefore, the printed wiring board stacked between the two adhesive jig plates 5 in FIG. 3 is placed between the upper and lower heating plates via the spacer 8 so that its position is as shown in FIG. It will be destroyed. The positioning bin 4 is located outside the conductor circuit pattern area of the printed wiring board. In other words, 4 positioning bins,
It is located within the area of the heating device 11.

第3図において、15はプリント配線板の積層接着中、
すなわちホットプレスが加圧状態である時に、上下熱盤
間を密閉するためのゴムバッキングであ勺、上側の熱器
に固定しである。また、14は真空ポンプを有する真空
脱気装置を示し、プリント配線板の積層接着時に上下の
熱盤間をbOTorr以下の真空状態にする。これは、
プリント配線板の積層接着時にプリント配線板の各層間
にあるプリプレグ3が溶けて硬化した後に、ボイド不良
、すなわち気泡が残留しないようにするため、その原因
となるプリント配線板の各層間の空気を強制的に除去す
るためのものである。
In FIG. 3, 15 is during lamination bonding of printed wiring boards;
That is, when the hot press is under pressure, the rubber backing is used to seal the space between the upper and lower heating plates, and it is fixed to the upper heating plate. Further, numeral 14 indicates a vacuum degassing device having a vacuum pump, which maintains a vacuum state of less than bOTorr between the upper and lower heating plates during lamination and bonding of printed wiring boards. this is,
In order to prevent void defects, that is, air bubbles from remaining after the prepreg 3 between each layer of the printed wiring board melts and hardens during lamination bonding of the printed wiring board, the air between each layer of the printed wiring board that causes this is removed. This is for forced removal.

第3図を用いて本実施例の動作について説明する。最初
室温状態の熱器で14kg/cr/lの面圧で2枚の接
着治具板5間に重ね合わされたプリント配線板すなわち
表面層1.中間層2およびプリプレグ3を加圧する。ま
たゴムバッキング15によって上下熱盤間な密閉した後
真空鋭気装置14を稼働し、上下熱盤間を60 Tor
r以下の真空状態にする。然るのち加圧したまま、中央
の熱器10の上記管には水を流し、周辺の熱器11には
蒸気を流しこれを130℃まで昇温する。その状態を2
0分間保持することで、周辺の熱器11の領域にあるプ
リント配線板、すなわち、位置決めビン4を含むプリン
ト配線板の導体回路パターンの領域外の部分だけが積層
接着される。次に、面圧は141cg/crAに保持し
たまま、熱器10に流していた水の代りに蒸気を流し、
熱器10も熱器11と同様に130℃にして、その状態
を20分間保持することで、該プリント配線板の全体が
積層接着される。また、プリプレグ6のエポキシ樹脂の
重合反応を促進させるために、その後熱盤10および1
1の温度を170℃に昇温し、その状態を60分間保持
する。然るのち、熱器10および11に流していた蒸気
の代わりに水を流し室温まで冷却してから圧力を解除し
、積層接着工程を完了する。
The operation of this embodiment will be explained using FIG. The printed wiring board, that is, the surface layer 1, is first superimposed between two adhesive jig plates 5 under a surface pressure of 14 kg/cr/l in a heater at room temperature. The intermediate layer 2 and the prepreg 3 are pressurized. In addition, after sealing the space between the upper and lower heating plates with the rubber backing 15, the vacuum air device 14 is operated to seal the space between the upper and lower heating plates at 60 Torr.
Create a vacuum below r. Thereafter, while maintaining the pressure, water is flowed through the tubes of the central heater 10, and steam is flowed through the peripheral heater 11 to raise the temperature to 130°C. The state is 2
By holding for 0 minutes, only the printed wiring board in the area of the peripheral heating device 11, that is, the portion of the printed wiring board including the positioning bin 4 outside the area of the conductor circuit pattern is laminated and bonded. Next, while maintaining the surface pressure at 141 cg/crA, steam was poured into the heater 10 instead of the water.
The heating device 10 is also heated to 130° C. in the same manner as the heating device 11, and this state is maintained for 20 minutes to bond the entire printed wiring board. In addition, in order to accelerate the polymerization reaction of the epoxy resin of the prepreg 6, the heating plates 10 and 1 were then heated.
The temperature of Step 1 was raised to 170° C., and this state was maintained for 60 minutes. Thereafter, water is flown in place of the steam flowing through the heaters 10 and 11 to cool them to room temperature, and then the pressure is released to complete the lamination bonding process.

本実施例によれば、最初プリント配線板の位置決めビン
4を含む導体回路パターン領域外を積層接着しておくこ
とで、次のプリント配線板の導体回路パターン領域内を
含むプリント配線板全体の積)−接着時のプリプレグ6
の流れ出しを拘束するので、従来方法のようなグリフレ
グの流れ出しに伴う引張力を受けることなく、プリプレ
グの収縮硬化に伴う引張力だけを受けるわけである。し
かし、プリント配線板の全周辺で各層が相対的に位置決
めされているので、各層の導体回路パターン領域内の寸
法変化は拘束され、各層間の位置ずれは、従来方法より
も大幅に改善できる。一般に位置ずれ量が最大となる導
体回路パターンの最外部の位置ずれ量を測定すると従来
方法では100μm生じていたのに対し、本実施例では
50μmと約丁に大幅に低減できた。また、位置決めビ
ン4の近傍のプリント配線板の局部的な変形は完全に除
去できた。
According to this embodiment, by first laminating and bonding the outside of the conductor circuit pattern area including the positioning bin 4 of the printed wiring board, the entire printed wiring board including the inside of the conductor circuit pattern area of the next printed wiring board is laminated and bonded. ) - Prepreg 6 during adhesion
Since the outflow of the prepreg is restrained, the prepreg does not receive the tensile force caused by the flowing out of the prepreg as in the conventional method, but receives only the tensile force caused by shrinkage and hardening of the prepreg. However, since each layer is positioned relative to each other around the entire periphery of the printed wiring board, dimensional changes within the conductive circuit pattern area of each layer are restrained, and misalignment between each layer can be significantly improved compared to conventional methods. In general, when measuring the amount of positional deviation at the outermost part of the conductor circuit pattern where the amount of positional deviation is maximum, it was found to be 100 μm in the conventional method, but in this embodiment, it was significantly reduced to about 50 μm. Further, local deformation of the printed wiring board near the positioning bin 4 could be completely eliminated.

また、従来方法ではグリプレグが流れ出ずことによシ積
層接着後の多層プリント配線板の板厚が中央部の方が周
辺部よりも厚くなる傾向にあり、板厚のばらつきとして
0.li以上はありたが、本実施例ではその傾向はなく
なり、板厚の&:rらつきを0.1闘以−トに低減する
ことができた。
In addition, in the conventional method, the Gripreg does not flow out, so the thickness of the multilayer printed wiring board after lamination bonding tends to be thicker in the center than in the peripheral part, and the variation in board thickness is 0. Although there was a difference of li or more, this tendency disappeared in this example, and the &:r fluctuation of the plate thickness was able to be reduced to 0.1 to 0.1 or more.

」発明の効果〕 以上述べたように、本発明によれば、プリント配線板の
積層接着に際I−1最初にプリント配線板の周辺部だけ
を積層接着し、各層を相対的に位置決めしておくことで
、プリント配線板の全体の積層接着をした時の各層の寸
法変化を相対的に拘束することができるので、各層間の
位置ずれを従来方法よりも大幅に低減できるという効果
がある。
[Effects of the Invention] As described above, according to the present invention, when laminating and bonding printed wiring boards, I-1 first, only the peripheral portion of the printed wiring board is laminated and bonded, and each layer is positioned relative to each other. By applying this method, it is possible to relatively restrain the dimensional changes of each layer when the entire printed wiring board is laminated and bonded, so that the positional shift between each layer can be significantly reduced compared to the conventional method.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の一般的な多層プリント配線板の多層化成
形方法を示す断面図、第2図は多層プリント配線板の眉
間の位置ずれを示す断面図、第6図は本発明に係る多層
化成形方法を示す第1図と同様の断面図、第4図は本発
明の実施例に係るホットプレスの−F側熱器の斜視図で
ある。 1 ・・表面層、 2・・中間層、 3・プリプレグ、 4・位置決めピン、5 接着用治具
板、 6・・離型フィルム、7 、10 、11・・熱
器、 8 スペーサ、9.9′・ランド部、14・真空
脱気装置、代理人弁理士 高 橋 明 夫 第1国 4 10 4
FIG. 1 is a sectional view showing a conventional general method for forming multiple layers of a multilayer printed wiring board, FIG. 2 is a sectional view showing misalignment between the eyebrows of a multilayer printed wiring board, and FIG. FIG. 4 is a sectional view similar to FIG. 1 showing the chemical forming method, and FIG. 4 is a perspective view of the −F side heating device of the hot press according to the embodiment of the present invention. 1. Surface layer, 2. Intermediate layer, 3. Prepreg, 4. Positioning pin, 5. Adhesive jig plate, 6. Release film, 7, 10, 11.. Heater, 8. Spacer, 9. 9' Land Department, 14 Vacuum Deaerator, Patent Attorney Akio Takahashi First Country 4 10 4

Claims (1)

【特許請求の範囲】[Claims] 複数枚のプリント配線板とプリプレグとを交互に重ね合
わせる工程と、重ね合わせたのちとれを上下から接着用
治具板ではさみ一体化する工程と、然るのち加熱および
加圧により前記一体化されたプリント配線板を積層接着
する工程より成る多層プリント配線板の製造工程におい
て、前記積層接着する際に前記一体化されたプリント配
線板の周辺部だけを加熱および加圧により積層接着して
、中央部は加圧だけする工程と、然るのち該プリント配
線板の全体を加熱および加圧により積層接着する工程と
を設けたことを特徴とする多層プリント配線板の製造方
法。
A process of alternately overlapping a plurality of printed wiring boards and prepregs, a process of sandwiching and integrating the loose parts from above and below with adhesive jig plates after overlapping, and then the above-mentioned integration by heating and pressurizing. In the manufacturing process of a multilayer printed wiring board, which comprises a step of laminating and bonding printed wiring boards, only the peripheral portion of the integrated printed wiring board is laminated and bonded by heating and pressure during the lamination and bonding, 1. A method for manufacturing a multilayer printed wiring board, comprising the steps of applying only pressure to the central portion, and then laminating and bonding the entire printed wiring board by heating and applying pressure.
JP3423684A 1984-02-27 1984-02-27 Method of producing multilayer printed circuit board Pending JPS60178694A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3423684A JPS60178694A (en) 1984-02-27 1984-02-27 Method of producing multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3423684A JPS60178694A (en) 1984-02-27 1984-02-27 Method of producing multilayer printed circuit board

Publications (1)

Publication Number Publication Date
JPS60178694A true JPS60178694A (en) 1985-09-12

Family

ID=12408517

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3423684A Pending JPS60178694A (en) 1984-02-27 1984-02-27 Method of producing multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JPS60178694A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007201371A (en) * 2006-01-30 2007-08-09 Denso Corp Method for manufacturing multilayer circuit board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007201371A (en) * 2006-01-30 2007-08-09 Denso Corp Method for manufacturing multilayer circuit board
JP4727436B2 (en) * 2006-01-30 2011-07-20 株式会社デンソー Multilayer circuit board manufacturing method

Similar Documents

Publication Publication Date Title
JP2612529B2 (en) Manufacturing method of multilayer printed wiring board
JP2944308B2 (en) Manufacturing method of multilayer printed circuit board
JPS60178694A (en) Method of producing multilayer printed circuit board
CN113163605B (en) Manufacturing method of high-heat-dissipation aluminum-based circuit board and high-heat-dissipation aluminum-based circuit board
JPS6192849A (en) Manufacture of laminated board for metallic base printed wiring board
JP3145079B2 (en) Method and apparatus for manufacturing multilayer printed circuit board
JP2001036237A (en) Manufacture of multilayered printed board
JP3405237B2 (en) Manufacturing method of multi-layer metal foil-clad laminate with inner layer circuit
JP3934826B2 (en) Manufacturing method of multilayer wiring board
JP2000108290A (en) Manufacture of laminates
JPH04165690A (en) Manufacture of single-sided copper-clad laminated board
JP2507238B2 (en) Method for manufacturing multilayer printed circuit board
JP4803918B2 (en) Manufacturing method of multilayer wiring board
JP4238615B2 (en) Manufacturing method of multilayer wiring board
JPH10303553A (en) Manufacture for printed wiring board
JPH06244555A (en) Manufacture of multilayered laminate board
JP2864276B2 (en) Manufacturing method of printed wiring board
JP2609299B2 (en) Multilayer laminate manufacturing method
JPS5844608Y2 (en) Jig board for multilayer adhesion of printed circuit boards
JPH0243048A (en) Manufacture of multi-layer laminated board
JPH0724325B2 (en) Manufacturing method of flexible wiring board integrated with reinforcing plate
JPS60241294A (en) Method of producing multilayer printed circuit board
JPH11135953A (en) Multilayer printed wiring board and manufacture thereof
JPS61181632A (en) Manufacture of multi-layered printed circuit board
JP2682093B2 (en) Method for manufacturing multilayer printed wiring board