JPS60170230A - Manufacturing device for compound semiconductor - Google Patents

Manufacturing device for compound semiconductor

Info

Publication number
JPS60170230A
JPS60170230A JP2786884A JP2786884A JPS60170230A JP S60170230 A JPS60170230 A JP S60170230A JP 2786884 A JP2786884 A JP 2786884A JP 2786884 A JP2786884 A JP 2786884A JP S60170230 A JPS60170230 A JP S60170230A
Authority
JP
Japan
Prior art keywords
compound semiconductor
vessel
outer vessel
gap
outer container
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2786884A
Other languages
Japanese (ja)
Other versions
JPH0476960B2 (en
Inventor
Takeshi Maki
槙 毅
Tetsuya Okamoto
哲也 岡本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP2786884A priority Critical patent/JPS60170230A/en
Publication of JPS60170230A publication Critical patent/JPS60170230A/en
Publication of JPH0476960B2 publication Critical patent/JPH0476960B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

PURPOSE:To prevent the damage of vessels caused by a pressure difference etc. in a compounding reaction and thereby to enable the stable and continuous compounding reaction, by reducing an area of contact of an inner vessel with an outer vessel. CONSTITUTION:An inner vessel 1 formed of a carbon boat and subjected to induction heating by a high-frequency wave is charged with Ga 2, a first material, and P (red phosphorus) 6, a second material, is put inside an outer vessel 5. Then, the inside of the outer vessel is exhausted to be vacuum and sealed up. When the outer vessel 5 is moved as indicated by an arrow through a reaction furnace for preparing a compound semiconductor, P6 is gasified in a first low- temperature region 8 to supply a P gas, and Ga 2 absorbs the P gas to generate a compounding reaction when passing through a high-temperature region 7 and educes GaP onto a second low-temperature side 9. The inner vessel 1 contacts with the outer vessel 5 only by legs 41 and 42 and is spaced by a gap l, and thus the effect of the heat of the inner vessel 1 transmitted to the outer vessel 5 is reduced considerably.

Description

【発明の詳細な説明】 く技術分野〉 本発明は原材料を高圧下で合成して化合物半導体を製造
するための装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Technical Field The present invention relates to an apparatus for manufacturing compound semiconductors by synthesizing raw materials under high pressure.

〈従来技術〉 化合物半導体物質の合成反応は、例えばGaPを例にと
ると、一般に次のような手順で行われている。即ち第1
材料である高純度Gaをカーボンボードからなる内容器
内にセットし、この内容器及び第2材料であるP(赤リ
ン)を石英からなる外容器内にセットする。第1及び第
2材料をセットした外容器の内部を約1O−6Torr
程度に真空排気した後封止する。封止された外容器を、
予め温度分布が合成反応条件に一致させて保持された高
圧炉内に配置し、この温度分布をもつ炉内を漸次移動さ
せ、その間に上記セットされた材料をG a 十P2 
(又はp4)→GaPの反応によってGaP組成からな
る化合物半導体に合成する。
<Prior Art> Taking GaP as an example, the synthesis reaction of a compound semiconductor material is generally carried out in the following procedure. That is, the first
High-purity Ga as a material is set in an inner container made of carbon board, and this inner container and P (red phosphorus) as a second material are set in an outer container made of quartz. The inside of the outer container containing the first and second materials was set at approximately 1O-6 Torr.
After evacuating to a certain degree, seal it. the sealed outer container,
It is placed in a high-pressure furnace whose temperature distribution is maintained in advance to match the synthesis reaction conditions, and is gradually moved through the furnace with this temperature distribution, during which time the above-mentioned set materials are heated to G a 1 P2.
(or p4)→GaP is synthesized into a compound semiconductor having a GaP composition.

第4図はGaP系平衡状態図の組成1i−JI:、I付
近の拡大図であり、この図に示されているように安定相
としてのGaPは組成比1:1付近に存在し、融点は1
465℃である。またこの付近での平衡蒸気圧は39±
7気圧である。第5図は第2の材料であるPの圧力と高
度との関係を示し、上記化合物合成が行われる1200
〜1400℃付近では■)の蒸気圧は20〜30気圧以
−にの高圧を呈する。即ち所定の温度分布に保持された
炉内を外容器か通過して材料間の合成反応が行われる過
程では、外容器内は高圧の飽和Pガス雰囲気に満される
。この外容器内にはGaがセントされた内容器が納めら
れているため、1200〜1400℃に加熱されたGa
は雰囲気のPと反応し、GaPを合成する。内容器を設
置した外容器全体を高温部から低温部に漸次移動させる
ことにより、低温部にG a I)が析出して化合物半
導体を生成する。
Figure 4 is an enlarged view of the GaP system equilibrium phase diagram near the composition 1i-JI:,I. As shown in this figure, GaP as a stable phase exists at a composition ratio of around 1:1, and its melting point is 1
The temperature is 465°C. Also, the equilibrium vapor pressure around this area is 39±
It is 7 atmospheres. Figure 5 shows the relationship between the pressure and altitude of P, which is the second material, and shows the relationship between the pressure and altitude of P, which is the second material.
At temperatures around ~1400°C, the vapor pressure of (1) is as high as 20 to 30 atmospheres. That is, during the process in which the outer container passes through a furnace maintained at a predetermined temperature distribution to undergo a synthesis reaction between materials, the inside of the outer container is filled with a high-pressure saturated P gas atmosphere. This outer container contains an inner container filled with Ga, so the Ga is heated to 1200-1400℃.
reacts with atmospheric P and synthesizes GaP. By gradually moving the entire outer container with the inner container installed from the high temperature section to the low temperature section, G a I) is precipitated in the low temperature section to generate a compound semiconductor.

上記化合物半導体の合成過程において、従来から用いら
れている1!l!造装置では、外容器と内容器は両者が
比較的広い面積で接触1−るベタ1唯き構造が採られて
いる。
In the synthesis process of the above compound semiconductor, 1! l! In the manufacturing equipment, the outer container and the inner container have a flat structure in which both are in contact with each other over a relatively wide area.

処で」二記合成反応を進行させる際、一般にGaは高周
波誘導加熱方式が採られるが、誘導加熱によって高温に
達した内容器が外容器を接祢面において局部的に加熱し
、そのために外容器は局部的に弯荊温度以−1−に加熱
される。斗だ合成中のP蒸気圧は上述のように20〜3
0気圧以上になるため、外容器の保護を図るために不活
性ガスで加能された高圧炉内に設置して使用されている
。しがしPの蒸気圧は昇華過程における崩れ具合等に支
た外容器は、内容器との接触部において内圧、外圧差に
伴う外容器の変形が生じ、特に」−配接触部から外容器
が破損し、反応を停止させさるを得ない事態が生じ、化
合物半導体の合成反応の不安定さを余儀なくしていた。
When proceeding with the synthesis reaction described in Section 2, Ga is generally heated by high-frequency induction heating. The container is locally heated to -1- below the curvature temperature. As mentioned above, the P vapor pressure during Douda synthesis is 20-3
Since the pressure exceeds 0 atm, it is installed in a high-pressure furnace that is filled with inert gas to protect the outer container. The vapor pressure of Shigashi P depends on how it collapses during the sublimation process.The outer container deforms due to the difference in internal and external pressure at the contact area with the inner container, especially when the outer container is deformed from the contact area to the outer container. This resulted in a situation where the reaction had to be stopped, making the compound semiconductor synthesis reaction unstable.

〈発明の目的〉 本発明は」二記従来の化合物半導体製造装置における欠
点を除去し、外容器の内外圧差等によって生じる破損を
回避し、合成反応を安定して継続させ得る製造装置を提
供する。
<Objective of the Invention> The present invention provides a manufacturing apparatus which eliminates the drawbacks of conventional compound semiconductor manufacturing apparatuses described in item 2, avoids damage caused by pressure differences between the inside and outside of an outer container, and allows a stable continuation of a synthesis reaction. .

〈実施例〉 本発明は、化合物半導体合成のために島温加熱された内
容器に対して、該内容器を外容器内に収納Tる際両者の
接触面積を特に高温部においてなくし、空間を設けるこ
とによって接触加熱による外賓器の変形温度以上への高
温加熱を防止することができる化合物半導体製造装置で
ある。
<Example> The present invention provides an inner container heated to an island temperature for compound semiconductor synthesis by eliminating the contact area between the two, especially in the high-temperature part, when the inner container is housed in the outer container, thereby freeing up space. This is a compound semiconductor manufacturing apparatus that can prevent high-temperature heating above the deformation temperature of the banquette due to contact heating.

第1図及び第2図は本発明による一実施例の要部を示す
正面断面図及び側面断面図である。図において高周波に
よって誘導加熱され得るカーボンボードからなる内容器
1には第1材料であるGa2が子ヤーンされている。該
内容器1の壁面には後述するPガスを導入するための開
口13が穿設されている。また内容器Iの底面には、ボ
ード底板を浮きヒがらせて支持するための脚4.,42
が設けられている。上記内容器1は石英からなる外容器
5内に収納され、上記脚4,4によって外容器壁と内容
器底板との間に間隙lを隔てて支持さイ゛1.る。1ユ
記外谷器5の内部には更に第2の材料であるP(赤リン
)6が収納され、内部が頽空排気さ4]て11市される
。外容器5にセントされた各材料は炉中で加熱されるか
、加熱に伴って生じる内外の11:力差を軽減するため
外賓器5の周囲は20〜30気圧のN2ガスで加11・
される。
1 and 2 are a front sectional view and a side sectional view showing essential parts of an embodiment according to the present invention. In the figure, an inner container 1 made of a carbon board that can be heated inductively by high frequency waves is coated with Ga2, which is a first material. An opening 13 for introducing P gas, which will be described later, is bored in the wall surface of the inner container 1. Also, on the bottom of the inner container I, there are legs 4. for floating and supporting the board bottom plate. ,42
is provided. The inner container 1 is housed in an outer container 5 made of quartz, and is supported by the legs 4, 4 with a gap l between the outer container wall and the inner container bottom plate.1. Ru. A second material, P (red phosphorus) 6, is further stored inside the outside container 5, and the inside is evacuated to form 11 parts. Each material placed in the outer container 5 is heated in a furnace, or the area around the outer container 5 is heated with N2 gas at 20 to 30 atmospheres to reduce the force difference between the inside and outside that occurs during heating.
be done.

第3図は化合物半導体を合成下るだめの反応炉内におけ
る温度分布図で、合成反応を提供し得るに充分な135
0℃程度に保持された高温度領域7が、合成反応領域と
して比較的狭い間隔て設定され、該画温度領域7を挾ん
で一方の側8(図中右側)はPを気化させるに充分な第
1の低温度に保持され、他方の側9(図中左側)は合成
されたGaPを析出させるに必要な第2の低温度に保持
されている。
Figure 3 is a temperature distribution diagram in the reaction reactor for synthesizing compound semiconductors.
High temperature regions 7 maintained at about 0°C are set as synthesis reaction regions at relatively narrow intervals, and one side 8 (on the right side in the figure) sandwiching the image temperature region 7 has a temperature sufficient to vaporize P. It is held at a first low temperature, and the other side 9 (left side in the figure) is held at a second low temperature necessary to precipitate the synthesized GaP.

」二記温度分布に設定された炉中を外賓器5を矢印で示
す如く第1の低温側から第2の低温側に移動させる。P
 6は第1の低温度域8で気化してPガスを供給し、一
方Ga2は高温度領域7を通過する際に供給されるPガ
スを吸収して合成反応を生じ、第2の低温度側9にGa
Pを析出する。
2. In the furnace, which is set to have the temperature distribution shown in FIG. P
6 is vaporized in the first low temperature region 8 to supply P gas, while Ga2 absorbs the supplied P gas when passing through the high temperature region 7 to cause a synthesis reaction, and the second low temperature region Ga on side 9
Precipitate P.

上記温度分布をもつ炉内で外容器5が移動する際、合成
反応のための高温度に達したGaを保持する内容器1は
外容器5とは脚4.,42において接触するのみであり
、間隙lを隔てることにより内容器1の熱が外容器5に
伝達される効果は著しく抑制される。
When the outer container 5 moves in the furnace having the above-mentioned temperature distribution, the inner container 1 that holds Ga that has reached a high temperature for the synthesis reaction is separated from the outer container 5 by the legs 4. , 42, and the effect of heat transfer from the inner container 1 to the outer container 5 is significantly suppressed by providing the gap 1.

1一部外容器の加熱を抑制する効果をより高めるために
、合成反応開始時の内容器の脚41位置は、第3図中破
線で示す如く高温度領域7より外側の第l低温側9に位
置し、また反応終了時も他方の脚42が高温度領域7に
入らない位置に留め、要は外容器5と内容器Iとの接触
部が高温度領域を通過しない範囲で、外容器を移動させ
ることか望ましい。
1. In order to further enhance the effect of suppressing heating of the outer container, the position of the leg 41 of the inner container at the start of the synthesis reaction is set to the lower temperature side 9 outside the high temperature region 7, as shown by the broken line in FIG. The other leg 42 is kept in a position where it does not enter the high temperature region 7 even when the reaction is completed, and in short, the outer container is kept in a position where the contact part between the outer container 5 and the inner container I does not pass through the high temperature region. It is desirable to move the

−に記実施例はGaPを例に挙けて説明したが、少なく
とも一方の材料を2重の容器に収納して加熱1−ること
により化合物半導体を合成する装置に本発明を実施する
ことができる。
Although the embodiment described in 1- is explained using GaP as an example, the present invention can be implemented in an apparatus for synthesizing a compound semiconductor by storing at least one of the materials in a double container and heating 1-. can.

く効果〉 以」二本発明によれば、簡単な構成を付加することによ
って、内容器ヒ外容器の接触面積を少なくすることがで
き、合成反応時の圧力差等によって生じる容器の破損を
防ぐことができ、化合物半導体の合成を著しく安定した
ものにすることができる。パ、。
According to the present invention, by adding a simple configuration, the contact area between the inner container and the outer container can be reduced, and damage to the container caused by pressure differences during synthesis reactions can be prevented. This makes it possible to significantly stabilize the synthesis of compound semiconductors. Pa.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明による一実施例を示す要部の正面断面図
、第2図は同側面断面図、第3図は本発明による一実施
例を用いて化合物半導体を合成する場合の炉の温度分布
図、第4図はGaP状態図の要部を示す図、第5図はP
の蒸気圧と温度との関係図である。 l:内容器、2:Ga、48,4゜:脚、5:外容器、
6.P、7:高温度領域。 代理人 弁理士 福 士 愛 彦(他2名)第1し1 第2t)1 ;i〜3い 4q、q8 5α00 50.02 リン43(wa(t、) 第4図 −145014001350 5j、 IC’C) ffii’+ 5 し1 手続補正書 昭和59年11月2日 ′+ろ′許庁艮官殿 (’L)’許庁 殿) 1 ′11件の表示 ″侍;蛸昭 59−27868 2 脅1111の名(;1、 化合物半導体製造装置 3 浦j1ろ・16イ ゛[1件どの関係 特許出願人 1 代 理 人 イ1 所 症545大阪市阿倍野区長、也町22番22
号自 発 641市Ilのλ・l象 7 補正の内容 (1)明細書の第2頁第4行の「ボード」を[ボート]
と訂正します。 (2)明細書の第5頁第!2行の「上記脚4,4」を「
上記脚41,42J と訂正します。 (3)図面の第4図及び第5図を別紙のとおり訂正1−
ます。 以 上
FIG. 1 is a front sectional view of essential parts showing an embodiment of the present invention, FIG. 2 is a side sectional view of the same, and FIG. 3 is a diagram of a furnace for synthesizing compound semiconductors using an embodiment of the present invention. Temperature distribution diagram, Figure 4 shows the main part of GaP phase diagram, Figure 5 shows P
FIG. 2 is a diagram showing the relationship between vapor pressure and temperature. l: Inner container, 2: Ga, 48,4°: Leg, 5: Outer container,
6. P, 7: High temperature region. Agent Patent attorney Aihiko Fukushi (and 2 others) 1st 1 2nd t) 1; C) ffii'+ 5 shi1 Procedural amendment November 2, 1980'+ro'Author's office official ('L)'Author's office) 1'Display of 11 items'Samurai; Takosho 59-27868 2 Name of Threat 1111 (; 1, Compound Semiconductor Manufacturing Equipment 3 Ura J1 Ro. 16 I [1 Case Relationship Patent Applicant 1 Agent 1 Location 545 Osaka City Abeno Ward Mayor, Yacho 22-22
Issue No. 641 City Il λ・l Elephant 7 Contents of amendment (1) “Board” in the 4th line of page 2 of the specification has been changed to [Boat]
I will correct it. (2) Page 5 of the specification! Change the 2nd line “Leg 4, 4 above” to “
I will correct the above legs to 41 and 42J. (3) Correction of Figures 4 and 5 of the drawings as shown in the attached sheet 1-
Masu. that's all

Claims (1)

【特許請求の範囲】 l)化合物半導体合成のための材料の少なくとも一つの
材料を気相で供給し、材料を反応部Mに保持された置部
度域を通過させて化合物半導体を合成するための装jr
’tにおいて、第1の材料を保持する内容器と、第2の
材料及び上記内容器を収納する外容器と、−1−配向容
器壁面と外容器壁面との間)こ間隙を形成する間隙形成
部材とを備えてjSるイソ゛物半導体製造装置。 2)前記間隙形成部材は、内容器の底面に形成された複
数個の脚よりなることを特徴とする特許請求の範囲第1
項記載の化合物半導体製造装置。
[Claims] l) To synthesize a compound semiconductor by supplying at least one material for compound semiconductor synthesis in a gas phase and passing the material through a storage area held in the reaction section M. outfit jr
't, an inner container holding the first material, an outer container storing the second material and the inner container, and a gap forming a gap between the -1-oriented container wall surface and the outer container wall surface; An isochemical semiconductor manufacturing apparatus comprising a forming member. 2) Claim 1, wherein the gap forming member comprises a plurality of legs formed on the bottom surface of the inner container.
The compound semiconductor manufacturing apparatus described in 1.
JP2786884A 1984-02-14 1984-02-14 Manufacturing device for compound semiconductor Granted JPS60170230A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2786884A JPS60170230A (en) 1984-02-14 1984-02-14 Manufacturing device for compound semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2786884A JPS60170230A (en) 1984-02-14 1984-02-14 Manufacturing device for compound semiconductor

Publications (2)

Publication Number Publication Date
JPS60170230A true JPS60170230A (en) 1985-09-03
JPH0476960B2 JPH0476960B2 (en) 1992-12-07

Family

ID=12232872

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2786884A Granted JPS60170230A (en) 1984-02-14 1984-02-14 Manufacturing device for compound semiconductor

Country Status (1)

Country Link
JP (1) JPS60170230A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT12783U1 (en) * 2011-08-05 2012-11-15 Plansee Se LABEL FOR CRYSTAL GROWING

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50159666A (en) * 1974-06-12 1975-12-24
JPS535867A (en) * 1976-07-06 1978-01-19 Masakuni Murakami Washer
JPS5671932A (en) * 1979-11-15 1981-06-15 Mitsubishi Electric Corp Liquidus epitaxial device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50159666A (en) * 1974-06-12 1975-12-24
JPS535867A (en) * 1976-07-06 1978-01-19 Masakuni Murakami Washer
JPS5671932A (en) * 1979-11-15 1981-06-15 Mitsubishi Electric Corp Liquidus epitaxial device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT12783U1 (en) * 2011-08-05 2012-11-15 Plansee Se LABEL FOR CRYSTAL GROWING

Also Published As

Publication number Publication date
JPH0476960B2 (en) 1992-12-07

Similar Documents

Publication Publication Date Title
US20040186023A1 (en) Superconducting magnesium diboride thin film and method and apparatus for fabricating the same
JPS60170230A (en) Manufacturing device for compound semiconductor
JP2008239480A (en) Semiconductor crystal
JP3068372B2 (en) Thin film formation method
JP2001180918A (en) Method of directly synthesizing indium phosphide
JPS57160124A (en) Manufacture of thin film material
JPH04122020A (en) Vapor phase epitaxy method
KR102700946B1 (en) Preparing method for monocrystalline graphene
JPS5467377A (en) Plasma processing apparatus
US3301637A (en) Method for the synthesis of gallium phosphide
JPH058271B2 (en)
JPH0776090B2 (en) Method for manufacturing zirconia thin film
JPS63207121A (en) Method and apparatus for manufacturing thin film by photo-cvd
JPH01252786A (en) Method for synthesizng aluminum nitride film
JPH11214377A (en) Vertical vacuum vapor phase growing device and method therefor
CN117004907A (en) Method for preparing tantalum carbide film on surface of graphite piece by adopting PVT silicon carbide crystal growth furnace
JP3072659B2 (en) Semiconductor heat treatment equipment
JPH05144736A (en) Reduced-pressure vapor phase growth apparatus
JPH11186170A (en) Method and device for forming film
JPS594849B2 (en) Microwave plasma processing equipment
JPS58161766A (en) Method for vacuum deposition of tungsten
JPS6129120A (en) Thin film forming device
JPS62182196A (en) Vapor growth apparatus
JPS6047424A (en) Laminated body of gallium arsenide and boron arsenide and manufacture thereof
JPH02150018A (en) Manufacture of semiconductor crystal

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees