JPS60150814U - AGC circuit - Google Patents

AGC circuit

Info

Publication number
JPS60150814U
JPS60150814U JP3816784U JP3816784U JPS60150814U JP S60150814 U JPS60150814 U JP S60150814U JP 3816784 U JP3816784 U JP 3816784U JP 3816784 U JP3816784 U JP 3816784U JP S60150814 U JPS60150814 U JP S60150814U
Authority
JP
Japan
Prior art keywords
agc circuit
amplifier
controls
detection signal
variable attenuator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3816784U
Other languages
Japanese (ja)
Inventor
増渕 貢市
真鍋 勉
Original Assignee
富士通株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士通株式会社 filed Critical 富士通株式会社
Priority to JP3816784U priority Critical patent/JPS60150814U/en
Publication of JPS60150814U publication Critical patent/JPS60150814U/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Amplification And Gain Control (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1区は従来のAGC回路の要部ブロック図、第2図は
従来の入力信号とループゲインとの特性曲線図、第3図
は本考案と一実施例の要部ブロック図、第4図は本考案
の入力信号とループゲインとの特性曲線図、第5図は本
考案の他の実施例の要部回路図である。 1.3は増幅器、2は可変減衰器14は検波器、5は直
流増幅器、6はループゲイン抑制回路、R1,R2は抵
抗、コはツェナーダイオード、DI、D2.D3はダイ
オードである。
Section 1 is a block diagram of the main parts of a conventional AGC circuit, Fig. 2 is a characteristic curve diagram of the conventional input signal and loop gain, Fig. 3 is a block diagram of the main parts of the present invention and an embodiment, and Fig. 4 5 is a characteristic curve diagram of the input signal and loop gain of the present invention, and FIG. 5 is a main circuit diagram of another embodiment of the present invention. 1.3 is an amplifier, 2 is a variable attenuator 14 is a detector, 5 is a DC amplifier, 6 is a loop gain suppression circuit, R1, R2 are resistors, ko is a Zener diode, DI, D2. D3 is a diode.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 増幅器の出力レベルを検出した検出信号により前記増幅
器の前段に設けた可変減衰器を制御し、前記増幅器の出
力レベルを一定化するAGC回路に於いて、前記可変減
衰器を制御する前記検出信号のレベルを抑制する為の抵
抗とダイオードとからなるループゲイン抑制回路を設け
たことを特徴とするAGC回路。
In an AGC circuit that controls a variable attenuator provided before the amplifier using a detection signal that detects the output level of the amplifier to keep the output level of the amplifier constant, the detection signal that controls the variable attenuator is An AGC circuit characterized by providing a loop gain suppression circuit consisting of a resistor and a diode for suppressing the level.
JP3816784U 1984-03-19 1984-03-19 AGC circuit Pending JPS60150814U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3816784U JPS60150814U (en) 1984-03-19 1984-03-19 AGC circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3816784U JPS60150814U (en) 1984-03-19 1984-03-19 AGC circuit

Publications (1)

Publication Number Publication Date
JPS60150814U true JPS60150814U (en) 1985-10-07

Family

ID=30544920

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3816784U Pending JPS60150814U (en) 1984-03-19 1984-03-19 AGC circuit

Country Status (1)

Country Link
JP (1) JPS60150814U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246015A (en) * 1987-04-01 1988-10-13 Oki Electric Ind Co Ltd Preventing circuit for over input of automatic output control circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246015A (en) * 1987-04-01 1988-10-13 Oki Electric Ind Co Ltd Preventing circuit for over input of automatic output control circuit

Similar Documents

Publication Publication Date Title
JPS60150814U (en) AGC circuit
JPS58155153U (en) optical receiver
JPS59114619U (en) Amplifier circuit with variable gain function
JPS5840925U (en) gain control circuit
JPS6059617U (en) Mixing level automatic variable circuit
JPS59187222U (en) Automatic recording level adjustment circuit
JPS60184316U (en) automatic attenuator control circuit
JPS60116718U (en) Feedback control type output stabilization device
JPS5864117U (en) Time gain control circuit
JPS60149288U (en) AGC circuit
JPS58190816U (en) tape recorder
JPS60119149U (en) limiter circuit
JPS60145726U (en) Control device
JPS59132219U (en) automatic gain control circuit
JPS60149231U (en) Temperature compensated amplifier
JPS5843021U (en) Tape recorder volume attenuation circuit
JPS60155214U (en) volume control device
JPS58105019U (en) Automatic volume adjustment circuit for tape recorder
JPS6147515U (en) amplifier
JPS60169950U (en) FM receiver
JPS5961623U (en) AGC device
JPS58132420U (en) noise reduction circuit
JPS60114446U (en) FM receiver pulse noise suppression device
JPS5882023U (en) Amplifier with AGC function
JPS583651U (en) Tone signal detection circuit