JPS60136849A - 記憶制御方式 - Google Patents

記憶制御方式

Info

Publication number
JPS60136849A
JPS60136849A JP24388383A JP24388383A JPS60136849A JP S60136849 A JPS60136849 A JP S60136849A JP 24388383 A JP24388383 A JP 24388383A JP 24388383 A JP24388383 A JP 24388383A JP S60136849 A JPS60136849 A JP S60136849A
Authority
JP
Japan
Prior art keywords
access request
access
storage
requests
stack
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24388383A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0449145B2 (enrdf_load_stackoverflow
Inventor
Tadaaki Isobe
磯部　忠章
Tsuguo Matsuura
松浦　嗣夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP24388383A priority Critical patent/JPS60136849A/ja
Publication of JPS60136849A publication Critical patent/JPS60136849A/ja
Publication of JPH0449145B2 publication Critical patent/JPH0449145B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP24388383A 1983-12-26 1983-12-26 記憶制御方式 Granted JPS60136849A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24388383A JPS60136849A (ja) 1983-12-26 1983-12-26 記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24388383A JPS60136849A (ja) 1983-12-26 1983-12-26 記憶制御方式

Publications (2)

Publication Number Publication Date
JPS60136849A true JPS60136849A (ja) 1985-07-20
JPH0449145B2 JPH0449145B2 (enrdf_load_stackoverflow) 1992-08-10

Family

ID=17110399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24388383A Granted JPS60136849A (ja) 1983-12-26 1983-12-26 記憶制御方式

Country Status (1)

Country Link
JP (1) JPS60136849A (enrdf_load_stackoverflow)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62251956A (ja) * 1986-04-25 1987-11-02 Hitachi Ltd 記憶制御方式
JPS63229557A (ja) * 1987-03-19 1988-09-26 Fujitsu Ltd シリアライズ処理装置
JPH0314048A (ja) * 1989-06-13 1991-01-22 Nec Corp メモリアクセス制御装置
JPH07319829A (ja) * 1994-05-25 1995-12-08 Kofu Nippon Denki Kk データ転送方法
US5497467A (en) * 1990-08-08 1996-03-05 Hitachi, Ltd. Vector data buffer and method of reading data items from a banked storage without changing the data sequence thereof
US5602781A (en) * 1994-03-17 1997-02-11 Hitachi, Inc. Memory device having a plurality of sets of data buffers

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS539433A (en) * 1976-07-13 1978-01-27 Fujitsu Ltd Buffer memory control system
JPS5486238A (en) * 1977-12-21 1979-07-09 Hitachi Ltd Store buffer controller
JPS58129563A (ja) * 1982-01-27 1983-08-02 Hitachi Ltd 記憶制御装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS539433A (en) * 1976-07-13 1978-01-27 Fujitsu Ltd Buffer memory control system
JPS5486238A (en) * 1977-12-21 1979-07-09 Hitachi Ltd Store buffer controller
JPS58129563A (ja) * 1982-01-27 1983-08-02 Hitachi Ltd 記憶制御装置

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62251956A (ja) * 1986-04-25 1987-11-02 Hitachi Ltd 記憶制御方式
US4843543A (en) * 1986-04-25 1989-06-27 501 Hitachi, Ltd. Storage control method and apparatus
JPS63229557A (ja) * 1987-03-19 1988-09-26 Fujitsu Ltd シリアライズ処理装置
JPH0314048A (ja) * 1989-06-13 1991-01-22 Nec Corp メモリアクセス制御装置
US5497467A (en) * 1990-08-08 1996-03-05 Hitachi, Ltd. Vector data buffer and method of reading data items from a banked storage without changing the data sequence thereof
US5602781A (en) * 1994-03-17 1997-02-11 Hitachi, Inc. Memory device having a plurality of sets of data buffers
JPH07319829A (ja) * 1994-05-25 1995-12-08 Kofu Nippon Denki Kk データ転送方法

Also Published As

Publication number Publication date
JPH0449145B2 (enrdf_load_stackoverflow) 1992-08-10

Similar Documents

Publication Publication Date Title
US5590353A (en) Vector processor adopting a memory skewing scheme for preventing degradation of access performance
US20030115403A1 (en) Dynamic random access memory system with bank conflict avoidance feature
US5155854A (en) System for arbitrating communication requests using multi-pass control unit based on availability of system resources
EP0625753B1 (en) Dynamically programmable bus arbiter with provisions for historical feedback
AU598857B2 (en) Move-out queue buffer
US5392443A (en) Vector processor with a memory assigned with skewed addresses adapted for concurrent fetching of a number of vector elements belonging to the same vector data
US3781812A (en) Addressing system responsive to a transfer vector for accessing a memory
CN112214427B (zh) 缓存结构、工作量证明运算芯片电路及其数据调用方法
EP1214660A1 (en) Sram controller for parallel processor architecture
JPS596415B2 (ja) 多重情報処理システム
US11169937B2 (en) Memory control device
US4174537A (en) Time-shared, multi-phase memory accessing system having automatically updatable error logging means
CN1328659C (zh) 具有共享存储器的改进结构
US4371949A (en) Time-shared, multi-phase memory accessing system having automatically updatable error logging means
JP2561261B2 (ja) バッファ記憶アクセス方法
EP0730237A1 (en) Multi-processor system with virtually addressable communication registers and controlling method thereof
JPS60136849A (ja) 記憶制御方式
US6782441B1 (en) Arbitration method and apparatus
US6625700B2 (en) Arbitration and select logic for accessing a shared memory
JPH0628247A (ja) 動的に再配置されるメモリバンク待ち行列
US20060047874A1 (en) Resource management apparatus
CN107835134B (zh) 应用于以太网交换芯片的端口访问仲裁方法及装置
US4234918A (en) Time-shared, multi-phase memory system with error checking and data correcting
JP3413843B2 (ja) ベクトルデータの要素を並列処理するベクトルプロセッサ
JPH10333979A (ja) バンクアクセス制御方式