JPS60129839A - 情報処理装置 - Google Patents
情報処理装置Info
- Publication number
- JPS60129839A JPS60129839A JP23777883A JP23777883A JPS60129839A JP S60129839 A JPS60129839 A JP S60129839A JP 23777883 A JP23777883 A JP 23777883A JP 23777883 A JP23777883 A JP 23777883A JP S60129839 A JPS60129839 A JP S60129839A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- register
- signal line
- address
- result
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Advance Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23777883A JPS60129839A (ja) | 1983-12-19 | 1983-12-19 | 情報処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23777883A JPS60129839A (ja) | 1983-12-19 | 1983-12-19 | 情報処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60129839A true JPS60129839A (ja) | 1985-07-11 |
JPH0552534B2 JPH0552534B2 (enrdf_load_stackoverflow) | 1993-08-05 |
Family
ID=17020287
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23777883A Granted JPS60129839A (ja) | 1983-12-19 | 1983-12-19 | 情報処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60129839A (enrdf_load_stackoverflow) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01187634A (ja) * | 1988-01-22 | 1989-07-27 | Hitachi Ltd | 情報処理装置 |
JPH076033A (ja) * | 1994-04-11 | 1995-01-10 | Hitachi Ltd | データ処理装置 |
WO1998011484A1 (fr) * | 1996-09-13 | 1998-03-19 | Hitachi, Ltd. | Processeur de commande a memoire d'historique |
US6421771B1 (en) | 1998-06-29 | 2002-07-16 | Fujitsu Limited | Processor performing parallel operations subject to operand register interference using operand history storage |
US6810474B1 (en) * | 1998-03-04 | 2004-10-26 | Hitachi, Ltd. | Information processor |
US8549263B2 (en) | 2006-03-07 | 2013-10-01 | Intel Corporation | Counter-based memory disambiguation techniques for selectively predicting load/store conflicts |
-
1983
- 1983-12-19 JP JP23777883A patent/JPS60129839A/ja active Granted
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01187634A (ja) * | 1988-01-22 | 1989-07-27 | Hitachi Ltd | 情報処理装置 |
JPH076033A (ja) * | 1994-04-11 | 1995-01-10 | Hitachi Ltd | データ処理装置 |
WO1998011484A1 (fr) * | 1996-09-13 | 1998-03-19 | Hitachi, Ltd. | Processeur de commande a memoire d'historique |
US6810474B1 (en) * | 1998-03-04 | 2004-10-26 | Hitachi, Ltd. | Information processor |
US6421771B1 (en) | 1998-06-29 | 2002-07-16 | Fujitsu Limited | Processor performing parallel operations subject to operand register interference using operand history storage |
US8549263B2 (en) | 2006-03-07 | 2013-10-01 | Intel Corporation | Counter-based memory disambiguation techniques for selectively predicting load/store conflicts |
US8812823B2 (en) | 2006-03-07 | 2014-08-19 | Intel Corporation | Memory disambiguation techniques using counter ratio to selectively disable load/store conflict prediction |
Also Published As
Publication number | Publication date |
---|---|
JPH0552534B2 (enrdf_load_stackoverflow) | 1993-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3840861A (en) | Data processing system having an instruction pipeline for concurrently processing a plurality of instructions | |
JP2744890B2 (ja) | ブランチ予測式データ処理装置および動作方法 | |
US5421022A (en) | Apparatus and method for speculatively executing instructions in a computer system | |
JP2992223B2 (ja) | コンピュータシステム、命令ビット長圧縮方法、命令発生方法、及びコンピュータシステム動作方法 | |
US5428807A (en) | Method and apparatus for propagating exception conditions of a computer system | |
US3881173A (en) | Condition code determination and data processing | |
US5420990A (en) | Mechanism for enforcing the correct order of instruction execution | |
JPH0557616B2 (enrdf_load_stackoverflow) | ||
JPS6028015B2 (ja) | 情報処理装置 | |
JPH0429093B2 (enrdf_load_stackoverflow) | ||
JPS6255736A (ja) | デジタルプロセッサ制御装置 | |
US5313644A (en) | System having status update controller for determining which one of parallel operation results of execution units is allowed to set conditions of shared processor status word | |
US4739470A (en) | Data processing system | |
EP0094535B1 (en) | Pipe-line data processing system | |
JP2620511B2 (ja) | データ・プロセッサ | |
JPH063584B2 (ja) | 情報処理装置 | |
US5761467A (en) | System for committing execution results when branch conditions coincide with predetermined commit conditions specified in the instruction field | |
JPH03286332A (ja) | デジタルデータ処理装置 | |
JPH07120284B2 (ja) | データ処理装置 | |
US6704861B1 (en) | Mechanism for executing computer instructions in parallel | |
JPS60129839A (ja) | 情報処理装置 | |
EP0550289A2 (en) | A mechanism to detect stores into the instruction stream | |
JP3452771B2 (ja) | 命令制御システム及びその方法 | |
JPH0760384B2 (ja) | 命令実行方法およびデータ処理装置 | |
JP2667851B2 (ja) | 情報処理装置 |