JPS60110190A - Hybrid integrated circuit - Google Patents

Hybrid integrated circuit

Info

Publication number
JPS60110190A
JPS60110190A JP21894683A JP21894683A JPS60110190A JP S60110190 A JPS60110190 A JP S60110190A JP 21894683 A JP21894683 A JP 21894683A JP 21894683 A JP21894683 A JP 21894683A JP S60110190 A JPS60110190 A JP S60110190A
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
hybrid
circuit element
flexible printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21894683A
Other languages
Japanese (ja)
Inventor
森田 正昭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP21894683A priority Critical patent/JPS60110190A/en
Publication of JPS60110190A publication Critical patent/JPS60110190A/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔発明の属する技術分野の説明〕 本発明は混成集積回路に関するものであ蔦。[Detailed description of the invention] [Description of the technical field to which the invention pertains] The present invention relates to hybrid integrated circuits.

〔従来技術の説明〕[Description of prior art]

混成集積回路(以下、混成ICという)は、自動車、オ
ーディオ等の民生市場で大量に使用されており、最近で
は通信機、コンピューター関係の産業機器市場でも着実
に需要が拡大しており、全体では年率30チ強の伸びを
示している・今後、各電子機器のデジタル化、システム
化並びに集積化に伴ない増々I C、LSI化並びに混
成IC化されるものと思われ1.混成ICの生産量かさ
らに拡大する傾向にある。
Hybrid integrated circuits (hereinafter referred to as hybrid ICs) are used in large quantities in the consumer market such as automobiles and audio equipment, and recently demand has been steadily expanding in the industrial equipment market related to communication devices and computers. It is showing an annual growth rate of more than 30 cm.In the future, as various electronic devices become digitalized, systemized, and integrated, it is expected that they will increasingly be converted to ICs, LSIs, and hybrid ICs.1. The production volume of hybrid ICs is on the rise.

しかし、′【L子機器が高集積化並び小型・薄層化した
場合、現在の混成ICは一般に片面印刷の片面部品実装
て、且つリードフレーム取付は型であるため、おのずか
ら高密度、高集積並びに小型、薄層化には限界がある。
However, as L-child devices become more highly integrated, smaller, and thinner, current hybrid ICs are generally printed on one side and mounted on one side, and are mounted on lead frames using molds, so they naturally become more dense and highly integrated. In addition, there are limits to miniaturization and thinning.

又、両面印刷並びに多層セラミック基板等の高集積化基
板を用いることは高集積化の一方法であ ・るが、技術
上、コスト面並びに信頼性の面で難点がある。
Also, double-sided printing and the use of highly integrated substrates such as multilayer ceramic substrates are methods for achieving higher integration, but these have drawbacks in terms of technology, cost, and reliability.

〔発明の詳細な説明〕[Detailed description of the invention]

本発明の目的は上述欠点を除去した高密度配線が可能な
混成ICを提供するものである。
An object of the present invention is to provide a hybrid IC that eliminates the above-mentioned drawbacks and allows high-density wiring.

〔発明の構成〕[Structure of the invention]

本発明はセラミック基板上にスクリーン印刷法により導
体回路、抵抗回路等を形成し、該基板上に所定部品を搭
載した混成集積素子と、可撓性をもつ両面銅張積層板に
所定の導体回路、スルホール並びに必要に応じ抵抗回路
を形成したフレキシブルプリント板とからなり、前記部
品を搭載した混成集積回路素子の表面と反対側の面に前
記フレキシブルプリント基板を張り合せ、該フレキシブ
ルプリント基板の端縁をiII記混成集積回路素子の表
面側に折返えし、フレキシブルプリント基板の外部接続
用導体部と混成集積回路素子の外部接続用導体部とを重
ね合せて、電気的に接続し、混成集積回路素子とフレキ
シブルプリント基板とを一体構造としたことを特徴とす
る混成集積回路である。
The present invention involves forming a conductor circuit, a resistor circuit, etc. on a ceramic substrate by screen printing, and forming a hybrid integrated element with predetermined components mounted on the substrate, and a predetermined conductor circuit on a flexible double-sided copper-clad laminate. , a flexible printed board on which through-holes and a resistance circuit are formed as necessary, the flexible printed board is pasted on the surface opposite to the surface of the hybrid integrated circuit element on which the component is mounted, and the edge of the flexible printed board is is folded back to the surface side of the hybrid integrated circuit element described in III, and the external connection conductor part of the flexible printed circuit board and the external connection conductor part of the hybrid integrated circuit element are overlapped and electrically connected to form a hybrid integrated circuit. This is a hybrid integrated circuit characterized by having an integrated structure of an element and a flexible printed circuit board.

〔実施例の説明〕 以下に、第1図から第4図までを参照して本発明の実施
例を詳細に説明する。
[Description of Embodiments] Embodiments of the present invention will be described in detail below with reference to FIGS. 1 to 4.

第1図に示すように、セラミック基板1上にあらかじめ
スクリーン印刷法により導体回路2、外部接続用導体部
3及び抵抗回路4を形成し、該セラミック基板l上にチ
ップコンデンサ5及びミニモールドトランジスタ6等を
搭載しはんだ付けして混成集積回路素子(以下、混成I
C菓子という)7を得る。
As shown in FIG. 1, a conductor circuit 2, an external connection conductor part 3, and a resistance circuit 4 are formed in advance on a ceramic substrate 1 by screen printing, and a chip capacitor 5 and a mini-molded transistor 6 are formed on the ceramic substrate 1. etc. and soldered to form a hybrid integrated circuit element (hereinafter referred to as hybrid I).
C sweets) get 7.

一方、第2図(a) 、 (b)に示すように、可撓性
をもつ50μ厚のポリイミドフィルムの両面εlこ35
μJiの銅箔を張りつけた両面銅張積層板8トユ樽体回
路9、外部接続用導体部lO及びスルホール フレキシブルプリント基板13を得る。そして、第3図
に示すように導体部10を逃げてオーツくーレイフイル
ム12を施こしたフレキ・ノブルブ1ノント板(以下F
PCという)13を前記混成IC素子7の音す品を搭載
した表面7αと反対側の面7bに貼り合せるとともに、
FPC 13の端縁を混成IC素子7の表面7a側に折
返えして、混成IC素子、7の外部接続用導体部3にF
PC 13の外部接続用導体部10を重ね自・せ、これ
を235±5℃のはんだ槽(図示略)に2〜3秒間浸漬
してはんだ付けをする。このはんだ付けにより混成IC
素子7上の外部接続用導体部3とFPC 13上の外部
接続上導体部10とを電気的に接続し、混成IC素子7
とFPC 13とを一体構造にしだ高密度配線混成集積
回路14を得る。この高密度配線混成集積回路14の使
用例としては、第4図に示す接続用導体パッド15を有
するプリント配線板16にはんだ付けして実装し、薄型
実装パッケージ等に使用可能である。
On the other hand, as shown in FIGS. 2(a) and 2(b), both sides of a flexible polyimide film with a thickness of 50μ are
A double-sided copper-clad laminate 8 with μJi copper foil pasted thereon, a barrel circuit 9, a conductor portion 10 for external connection, and a through-hole flexible printed circuit board 13 are obtained. Then, as shown in FIG. 3, a flexible knob 1 non-plate (hereinafter F
A PC) 13 is bonded to the surface 7b of the hybrid IC element 7 opposite to the surface 7α on which the sound component is mounted,
Fold the edge of the FPC 13 to the surface 7a side of the hybrid IC element 7, and connect the FPC to the external connection conductor part 3 of the hybrid IC element 7.
The external connection conductor portions 10 of the PC 13 are stacked one on top of the other, and soldered by immersing them in a solder bath (not shown) at 235±5° C. for 2 to 3 seconds. By this soldering, the hybrid IC
The external connection conductor section 3 on the element 7 and the external connection upper conductor section 10 on the FPC 13 are electrically connected, and the hybrid IC element 7
By integrating the FPC 13 and the FPC 13, a high-density wiring hybrid integrated circuit 14 is obtained. As an example of the use of this high-density wiring hybrid integrated circuit 14, it can be soldered and mounted on a printed wiring board 16 having connection conductive pads 15 as shown in FIG. 4, and can be used for thin packaging packages and the like.

〔発明の詳細な説明〕[Detailed description of the invention]

以上のように本発明によれば、次のような利点を有する
As described above, the present invention has the following advantages.

すなわち、本発明は混成IC素子にフレキシブルプリン
ト板を貼り合せているので、従来の混成ICに比べて配
線密度を向上できる。
That is, in the present invention, since the flexible printed board is bonded to the hybrid IC element, the wiring density can be improved compared to the conventional hybrid IC.

また、従来の混成ICのように外部リードを有していな
いので、リード取付工舷が削減でき、スプリント配線板
実装後の実装高さを低くできる。
Furthermore, unlike conventional hybrid ICs, it does not have external leads, so the lead mounting space can be reduced and the mounting height after mounting on a splint wiring board can be reduced.

さらに、設計変更が配線のみ(実装部品の変更なし)で
あるならば、比較的配線の変更力玉容易なFPCのみを
変更すればよく、従来に比べて設営1゛変更に費やす時
間を短縮できるという効果を有するものである。
Furthermore, if the design change is only in the wiring (no changes in mounted components), only the FPC, which is relatively easy to change, needs to be changed, reducing the time spent on setting up and changing compared to the conventional method. This has the effect of

【図面の簡単な説明】[Brief explanation of the drawing]

第1図、第2図(、z)は本発明の実施例を示す斜視図
、第2図(b)は第2図(α)の一部の拡大1e? i
fii図、第3図は本発明の実施例を示す断面図、第4
図は本発明の一使用例を示す斜視図である。 1・・・セラミック基板、2・・・導体回路、3・・夕
¥音μ接続用導体部、4・・・抵抗回路、5・・・チッ
プコンデンサ、6・・・ミニモールドトランジスタ、7
 ・混成集、債回路素子、8・・ポリイミドフィルム、
9・・・導体回路、10・・・外部接続用導体部、11
・・・スルホール12・・オーバーレイフィルム、13
・・・フレキシフ゛ルフ。 す/ト基板、14・・・高密度混成集積回路特許出願人
 日本°亀気株式会社
FIGS. 1 and 2 (,z) are perspective views showing embodiments of the present invention, and FIG. 2(b) is an enlarged portion 1e of FIG. 2(α). i
FIG. 3 is a sectional view showing an embodiment of the present invention, and FIG.
The figure is a perspective view showing an example of use of the present invention. DESCRIPTION OF SYMBOLS 1...Ceramic substrate, 2...Conductor circuit, 3...Conductor part for connecting μ sound, 4...Resistance circuit, 5...Chip capacitor, 6...Mini mold transistor, 7
・Mixed assembly, bond circuit element, 8...polyimide film,
9... Conductor circuit, 10... External connection conductor part, 11
... Through hole 12 ... Overlay film, 13
...Flexiful. PCB, 14... High-density hybrid integrated circuit patent applicant Nippon °Kameki Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] (1)セラミック基板上にスクリーン印刷法により所定
の導体回路、抵抗回路等を形成し、該基板上に所定部品
を搭載した混成集積回路素子と、可撓性をもつ両面銅張
積層板に所定の導体回路及びスルホールを形成したフレ
キシブルプリント板とからなり、前記部品を搭載した混
成集積回路素子の表面と反対側の面に前記フレキシブル
プリント基板を張り合せ、該フレキシブルプリント基板
の端縁を前記混成集積回路素子の表面側に折返えし、フ
レキシブルプリント基板の外部接続用導体部と混成集積
回路素子の外部接続用導体部とを重ね合せて′電気的に
接続し、混成集積回路素子とフレキシブルプリント基板
とを一体構造としたことを特徴とする混成集積回路。
(1) Predetermined conductor circuits, resistance circuits, etc. are formed on a ceramic substrate by screen printing method, and a hybrid integrated circuit element with predetermined components mounted on the substrate and a flexible double-sided copper-clad laminate with predetermined The flexible printed circuit board is pasted on the surface opposite to the surface of the hybrid integrated circuit element on which the component is mounted, and the edge of the flexible printed circuit board is attached to the hybrid integrated circuit element on which the component is mounted. Fold it back to the surface side of the integrated circuit element, overlap the external connection conductor part of the flexible printed circuit board and the external connection conductor part of the hybrid integrated circuit element, and electrically connect the hybrid integrated circuit element and the flexible printed circuit board. A hybrid integrated circuit characterized by having an integrated structure with a substrate.
JP21894683A 1983-11-21 1983-11-21 Hybrid integrated circuit Pending JPS60110190A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21894683A JPS60110190A (en) 1983-11-21 1983-11-21 Hybrid integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21894683A JPS60110190A (en) 1983-11-21 1983-11-21 Hybrid integrated circuit

Publications (1)

Publication Number Publication Date
JPS60110190A true JPS60110190A (en) 1985-06-15

Family

ID=16727805

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21894683A Pending JPS60110190A (en) 1983-11-21 1983-11-21 Hybrid integrated circuit

Country Status (1)

Country Link
JP (1) JPS60110190A (en)

Similar Documents

Publication Publication Date Title
US5400221A (en) Printed circuit board mounted with electric elements thereon
JP3886307B2 (en) Flexible wiring board package and manufacturing method thereof
JPH04356998A (en) Multichip module
JP2599424B2 (en) Electronic circuit unit
JPS60110190A (en) Hybrid integrated circuit
JPS6286793A (en) Mounting methed of electronic part
JP3126784B2 (en) Stacked multi-chip semiconductor device
JPH0821648B2 (en) Pinless grid array electrode structure formed by thick film technology
JPH10215048A (en) Printed wiring board and mounting structure of printed wiring board
JPS5823956B2 (en) Insatsu High Senban
JP3769881B2 (en) Electronic circuit equipment
JP3044415B2 (en) Electronic circuit module
JPS6230719B2 (en)
KR19990002341A (en) Printed circuit board for mixing heterogeneous chip parts and manufacturing method
JPH0458189B2 (en)
JP2874734B2 (en) Multilayer wiring board for high frequency devices
JPH0231794Y2 (en)
JP2001217382A (en) Multi-chip module
JPS6293993A (en) Electronic circuit device and mounting of the same
JPH066043A (en) Printed wiring board
JPS62190796A (en) Double-layer printed circuit board
JPS59175786A (en) Method of producing hybrid integrated circuit device
JPS58143598A (en) Electronic circuit part
JP2003168852A (en) Mounting method for electronic component
JPS5965494A (en) Method of mounting electronic circuit board