JPS5996614U - key input device - Google Patents
key input deviceInfo
- Publication number
- JPS5996614U JPS5996614U JP19176982U JP19176982U JPS5996614U JP S5996614 U JPS5996614 U JP S5996614U JP 19176982 U JP19176982 U JP 19176982U JP 19176982 U JP19176982 U JP 19176982U JP S5996614 U JPS5996614 U JP S5996614U
- Authority
- JP
- Japan
- Prior art keywords
- key
- input device
- key input
- powered device
- ary counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図乃至第４図はそれぞれ従来のキー人力装置の異な
る例を示す回路図、第５図はこの考案の一実施例を示す
回路図、第６図は第５図の動作を説明する為の信号波形
図、第７図はこの考案の他の実施例を示す信号波形図で
ある。
２１・・・１０進カウンタ、２２・・・システムコント
ローラ、ＳＷ０〜５Ｗ１ｏ・・・操作キー、Ｒｏ、Ｒ１
〜Ｒ１ｏ・・・′抵抗、Ｄ１〜ＤＩ。・・・ダイオード
。Figures 1 to 4 are circuit diagrams showing different examples of conventional key-powered devices, Figure 5 is a circuit diagram showing an embodiment of this invention, and Figure 6 is for explaining the operation of Figure 5. FIG. 7 is a signal waveform diagram showing another embodiment of this invention. 21... Decimal counter, 22... System controller, SW0-5W1o... Operation key, Ro, R1
~R1o...'Resistance, D1~DI. ···diode.
Claims (1)
このクロックパルス発生手段から出力されるクロックパ
ルスをカウントするｎ進カウンタと、一端側がこのｎ進
カウンタの対応する出力端に接続され他端側か共通接続
されたｎ個の操作キーとを具備し５、前記ｎ個の操作キ
ーの他端側の共通接続点に各操作キーのキー人力信号を
導出するように構成したことを特徴とするキー人力装置
。 ｒノー−[Claims for Utility Model Registration] Clock pulse generation means for generating clock pulses;
It is equipped with an n-ary counter that counts clock pulses output from the clock pulse generating means, and n operation keys whose one end is connected to the corresponding output terminal of the n-ary counter and the other end is connected in common. 5. A key-powered device characterized in that the key-powered device is configured to derive a key-powered signal for each operating key from a common connection point on the other end side of the n operating keys. r no-
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19176982U JPS5996614U (en) | 1982-12-18 | 1982-12-18 | key input device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19176982U JPS5996614U (en) | 1982-12-18 | 1982-12-18 | key input device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5996614U true JPS5996614U (en) | 1984-06-30 |
Family
ID=30412877
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19176982U Pending JPS5996614U (en) | 1982-12-18 | 1982-12-18 | key input device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5996614U (en) |
-
1982
- 1982-12-18 JP JP19176982U patent/JPS5996614U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5996614U (en) | key input device | |
| JPS5996613U (en) | key input device | |
| JPS58129156U (en) | Oscilloscope sweep trigger pulse generation circuit | |
| JPS5952730U (en) | Pulse wave integration circuit | |
| JPS599638U (en) | Simple D/A converter | |
| JPS59180531U (en) | pulse generator | |
| JPS60158233U (en) | reset circuit | |
| JPS59194091U (en) | Alarm clock with snooze | |
| JPS6085490U (en) | remote control device | |
| JPS60158170U (en) | pattern generator | |
| JPS5854563U (en) | Peak detection circuit | |
| JPS6090934U (en) | Jitter generation circuit | |
| JPS58129197U (en) | electronic clock | |
| JPS6140760U (en) | Digital signal correction device | |
| JPS6039164U (en) | input/output device | |
| JPS60169935U (en) | Pulse waveform generation circuit | |
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS5978733U (en) | reset circuit | |
| JPS5976141U (en) | level conversion circuit | |
| JPS58150336U (en) | Control device | |
| JPS6057227U (en) | Power-on reset circuit | |
| JPS59152827U (en) | Pulse generation circuit | |
| JPS60103936U (en) | Mode switching circuit | |
| JPS58101180U (en) | Undersea position meter receiving circuit | |
| JPS5872786U (en) | Input level and power supply voltage reduction status display circuit |