JPS5952730U - Pulse wave integration circuit - Google Patents

Pulse wave integration circuit

Info

Publication number
JPS5952730U
JPS5952730U JP14635382U JP14635382U JPS5952730U JP S5952730 U JPS5952730 U JP S5952730U JP 14635382 U JP14635382 U JP 14635382U JP 14635382 U JP14635382 U JP 14635382U JP S5952730 U JPS5952730 U JP S5952730U
Authority
JP
Japan
Prior art keywords
transistor
emitter
pulse wave
resistor
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14635382U
Other languages
Japanese (ja)
Other versions
JPH0134439Y2 (en
Inventor
直井 信明
Original Assignee
株式会社日立製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社日立製作所 filed Critical 株式会社日立製作所
Priority to JP14635382U priority Critical patent/JPS5952730U/en
Publication of JPS5952730U publication Critical patent/JPS5952730U/en
Application granted granted Critical
Publication of JPH0134439Y2 publication Critical patent/JPH0134439Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図イおよび口は、それぞれ従来の積分回路の一例を
示す回路図、第2図は第4図に示す如き矩形波パルスが
第1図イまたは口の積分回路に入力されたとき得られる
応答波形を示す波形図、第3図は本考案の一実施例を示
す回路図、第4図は第3図の回路へ印加される入力パル
スの波形図、第5図はその際の応答波形図、である。 符号の説明、4・・・パルス波伝達用トランジスタ、5
・・・積分スイッチ用トランジスタ、6. 7. 9゜
11・・・抵抗、8・・・コンデンサ、10・・・ダイ
オード。
Figure 1A and Figure 1 are circuit diagrams each showing an example of a conventional integrating circuit, and Figure 2 is a circuit diagram obtained when a rectangular wave pulse as shown in Figure 4 is input to the integrating circuit in Figure 1A and Figure 1. A waveform diagram showing the response waveform, FIG. 3 is a circuit diagram showing an embodiment of the present invention, FIG. 4 is a waveform diagram of the input pulse applied to the circuit of FIG. 3, and FIG. 5 is the response waveform at that time. Figure. Explanation of symbols, 4... Pulse wave transmission transistor, 5
. . . Integral switch transistor, 6. 7. 9゜11...Resistor, 8...Capacitor, 10...Diode.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] エミッタに電圧分割用の直列抵抗を接続され、ベースに
パルス波を入力されたとき、エミッタに出カスるパルス
伝達用の第1のトランジスタと、前記直列抵抗による分
割電圧をベースに入力され、コレクタを抵抗を介して前
記第1のトランジスタのエミッタに接続し、エミッタに
は積分定数用の抵抗とコンデンサの並列回路から成る積
分回路を接続した積分スイッチ用の第2のトランジスタ
とから成り、前記第2のトランジスタのベース電圧が、
第1のトランジスタの出力の立ち上がりにより増加し、
第2のトランジスタをオンさせたときかから、前記第1
のトランジスタのエミッタ出力の積分出力を前記第2の
トランジスタのコレタタ側から得るようにしたことを特
徴とするパルス波の積分回路。
A series resistor for voltage division is connected to the emitter, and when a pulse wave is input to the base, the first transistor for pulse transmission outputs to the emitter, and the voltage divided by the series resistor is input to the base, and the collector is connected to the emitter of the first transistor via a resistor, and a second transistor for an integral switch is connected to the emitter of the integral circuit consisting of a parallel circuit of a resistor for an integral constant and a capacitor. The base voltage of transistor 2 is
increases due to the rise of the output of the first transistor,
From when the second transistor is turned on, the first
A pulse wave integrating circuit characterized in that an integrated output of the emitter output of the transistor is obtained from the collector side of the second transistor.
JP14635382U 1982-09-29 1982-09-29 Pulse wave integration circuit Granted JPS5952730U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14635382U JPS5952730U (en) 1982-09-29 1982-09-29 Pulse wave integration circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14635382U JPS5952730U (en) 1982-09-29 1982-09-29 Pulse wave integration circuit

Publications (2)

Publication Number Publication Date
JPS5952730U true JPS5952730U (en) 1984-04-06
JPH0134439Y2 JPH0134439Y2 (en) 1989-10-19

Family

ID=30325788

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14635382U Granted JPS5952730U (en) 1982-09-29 1982-09-29 Pulse wave integration circuit

Country Status (1)

Country Link
JP (1) JPS5952730U (en)

Also Published As

Publication number Publication date
JPH0134439Y2 (en) 1989-10-19

Similar Documents

Publication Publication Date Title
JPS5952730U (en) Pulse wave integration circuit
JPS60172434U (en) Malfunction prevention circuit at startup
JPS60124045U (en) Output transistor protection circuit
JPS5846291U (en) Inverter starting circuit
JPS59121942U (en) pulse switching circuit
JPS5950119U (en) limiter circuit
JPS5811330U (en) Waveform shaping circuit
JPS5866712U (en) Muting circuit
JPS618313U (en) constant voltage circuit
JPS5854716U (en) constant voltage circuit
JPS6066126U (en) reset circuit
JPS58147309U (en) Diode detection circuit
JPS58111511U (en) Muting circuit
JPS5976141U (en) level conversion circuit
JPS59117296U (en) Transistor inverter base drive circuit
JPS5813718U (en) variable gain amplifier circuit
JPS59144932U (en) Blocking oscillation circuit
JPS58101583U (en) Gate pulse generation circuit
JPS6085451U (en) display circuit
JPS6057227U (en) Power-on reset circuit
JPS5816940U (en) Semiconductor type noise suppressor
JPS58191729U (en) voltage comparison circuit
JPS5952480U (en) Duty/voltage conversion circuit
JPS59104217U (en) Stabilized power supply circuit
JPS5840940U (en) pulse generator