JPS5960649A - 割込み制御方式 - Google Patents
割込み制御方式Info
- Publication number
- JPS5960649A JPS5960649A JP17155182A JP17155182A JPS5960649A JP S5960649 A JPS5960649 A JP S5960649A JP 17155182 A JP17155182 A JP 17155182A JP 17155182 A JP17155182 A JP 17155182A JP S5960649 A JPS5960649 A JP S5960649A
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- signal
- display
- processor
- factor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17155182A JPS5960649A (ja) | 1982-09-30 | 1982-09-30 | 割込み制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17155182A JPS5960649A (ja) | 1982-09-30 | 1982-09-30 | 割込み制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5960649A true JPS5960649A (ja) | 1984-04-06 |
JPH022174B2 JPH022174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-01-17 |
Family
ID=15925222
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17155182A Granted JPS5960649A (ja) | 1982-09-30 | 1982-09-30 | 割込み制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5960649A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1982
- 1982-09-30 JP JP17155182A patent/JPS5960649A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH022174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6697834B1 (en) | Mutual exculsion system and method for restarting critical sections of code when preempted during a critical section | |
EP2972852B1 (en) | System management interrupt handling for multi-core processors | |
CN109918141A (zh) | 线程执行方法、装置、终端及存储介质 | |
US6629252B1 (en) | Method for determining if a delay required before proceeding with the detected interrupt and exiting the interrupt without clearing the interrupt | |
CN111831408A (zh) | 异步任务处理方法、装置、电子设备及介质 | |
RU2134446C1 (ru) | Способ управления перегрузкой сообщениями элементарной программы в мультипроцессорной управляющей системе (варианты) | |
US4839895A (en) | Early failure detection system for multiprocessor system | |
US5519877A (en) | Apparatus for synchronizing parallel processing among a plurality of processors | |
US4638432A (en) | Apparatus for controlling the transfer of interrupt signals in data processors | |
US20050102447A1 (en) | System and method for exiting from an interrupt mode in a multiple processor system | |
JPS5960649A (ja) | 割込み制御方式 | |
US20210357312A1 (en) | Method and device for testing robustness and stability of smm, and storage medium | |
JPH07311686A (ja) | コンピュータシステム、およびその中でシステム管理割込を発生し処理するための方法 | |
JPH01503340A (ja) | データ処理ユニット | |
JPS6097440A (ja) | 仮想多重プロセツサ装置 | |
JPS5826043B2 (ja) | プロセツサのリセツト方式 | |
US20040103414A1 (en) | Method and apparatus for interprocess communications | |
GB2030331A (en) | Real-time Data Processing System for Processing Time Period Commands | |
JPS5916054A (ja) | マイクロ・プロセツサ | |
JPS6051141B2 (ja) | プログラム暴走検出方式 | |
US6418399B2 (en) | Method for executing individual algorithms using a reconfigurable circuit, and apparatus for carrying out the method | |
RU2101759C1 (ru) | Вычислительное устройство с чередующимся обслуживанием нескольких командных потоков | |
CN112711549A (zh) | 中断请求信号转换系统和方法、计算装置 | |
JPS63155330A (ja) | マイクロプログラム制御装置 | |
JPS61136115A (ja) | マイクロコンピユ−タシステムの基本クロツク発生回路 |