JPS5956845U - counter circuit - Google Patents
counter circuitInfo
- Publication number
- JPS5956845U JPS5956845U JP14742282U JP14742282U JPS5956845U JP S5956845 U JPS5956845 U JP S5956845U JP 14742282 U JP14742282 U JP 14742282U JP 14742282 U JP14742282 U JP 14742282U JP S5956845 U JPS5956845 U JP S5956845U
- Authority
- JP
- Japan
- Prior art keywords
- counter circuit
- circuit
- inverted output
- detection circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のカウンタ回路構成図、第一２図は本考案
のカウンタ回路を示す一実施例の回路図である。
図において、１と２と３はフリップフロップ回 、
路、４はインバータ回路、５は立上り検出回路をそれぞ
れ示す。FIG. 1 is a block diagram of a conventional counter circuit, and FIG. 12 is a circuit diagram of an embodiment of the counter circuit of the present invention. In the figure, 1, 2, and 3 are flip-flop times,
4 represents an inverter circuit, and 5 represents a rising edge detection circuit.
Claims (1)
し、最終段の反転出力を入力としてなるカウンタ回路に
おいて、該反転出力の立上りを検゛ 出する検出回路
を設け、該検出回路の出力により前記カウンタ回路を再
設定することを特徴とするカウンタ回路。In a counter circuit in which multiple stages of flip-flops or shift registers are connected in series and the inverted output of the final stage is input, a detection circuit is provided to detect the rising edge of the inverted output, and the output of the detection circuit is used to control the counter circuit. A counter circuit characterized by being reset.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14742282U JPS5956845U (en) | 1982-09-28 | 1982-09-28 | counter circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14742282U JPS5956845U (en) | 1982-09-28 | 1982-09-28 | counter circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5956845U true JPS5956845U (en) | 1984-04-13 |
Family
ID=30327837
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14742282U Pending JPS5956845U (en) | 1982-09-28 | 1982-09-28 | counter circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5956845U (en) |
-
1982
- 1982-09-28 JP JP14742282U patent/JPS5956845U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5956845U (en) | counter circuit | |
| JPS6072037U (en) | Schmitt circuit | |
| JPS58107633U (en) | Output circuit | |
| JPS5952753U (en) | signal transmission circuit | |
| JPS6057227U (en) | Power-on reset circuit | |
| JPS58101232U (en) | microcomputer | |
| JPS5843753U (en) | relay circuit | |
| JPS58158540U (en) | Pulse selection circuit | |
| JPS6119859U (en) | diagnostic circuit | |
| JPS5893037U (en) | switch circuit | |
| JPS5948137U (en) | flip-flop circuit | |
| JPS59189336U (en) | input circuit | |
| JPS5866366U (en) | Pulse period measuring device | |
| JPS5942649U (en) | counter | |
| JPS5828304U (en) | Input number counting device | |
| JPS59138927U (en) | clock switching circuit | |
| JPS58147334U (en) | Contact chatter removal circuit | |
| JPS59118326U (en) | N-stage reset type M-series generation circuit | |
| JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
| JPS6047068U (en) | counting circuit | |
| JPS5823432U (en) | noise suppression circuit | |
| JPS614254U (en) | Instruction reading circuit | |
| JPS58179898U (en) | Fan motor speed control device | |
| JPS61645U (en) | digital arithmetic circuit | |
| JPS5940940U (en) | Register check circuit |