JPS59500543A - ビツトシ−ケンスの複合性を増すための非線形論理モジユ−ル - Google Patents

ビツトシ−ケンスの複合性を増すための非線形論理モジユ−ル

Info

Publication number
JPS59500543A
JPS59500543A JP50156282A JP50156282A JPS59500543A JP S59500543 A JPS59500543 A JP S59500543A JP 50156282 A JP50156282 A JP 50156282A JP 50156282 A JP50156282 A JP 50156282A JP S59500543 A JPS59500543 A JP S59500543A
Authority
JP
Japan
Prior art keywords
register
bit
length
registers
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP50156282A
Other languages
English (en)
Japanese (ja)
Inventor
グロス・エドワ−ド・ジエイ・ジユニア
Original Assignee
モトロ−ラ・インコ−ポレ−テツド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by モトロ−ラ・インコ−ポレ−テツド filed Critical モトロ−ラ・インコ−ポレ−テツド
Publication of JPS59500543A publication Critical patent/JPS59500543A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP50156282A 1982-04-05 1982-04-05 ビツトシ−ケンスの複合性を増すための非線形論理モジユ−ル Pending JPS59500543A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US1982/000429 WO1983003723A1 (en) 1982-04-05 1982-04-05 Non-linear logic module for increasing complexity of bit sequences

Publications (1)

Publication Number Publication Date
JPS59500543A true JPS59500543A (ja) 1984-03-29

Family

ID=22167917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50156282A Pending JPS59500543A (ja) 1982-04-05 1982-04-05 ビツトシ−ケンスの複合性を増すための非線形論理モジユ−ル

Country Status (3)

Country Link
EP (1) EP0105258A1 (de)
JP (1) JPS59500543A (de)
WO (1) WO1983003723A1 (de)

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3968454A (en) * 1944-09-27 1976-07-06 Bell Telephone Laboratories, Incorporated Signaling circuit
GB1190809A (en) * 1967-06-26 1970-05-06 Ericsson Telefon Ab L M Improvements in and relating to the Generation of a Pulse Code
US3946247A (en) * 1971-11-05 1976-03-23 Texas Instruments Inc. Analogue shift register correlators
US3831013A (en) * 1973-02-20 1974-08-20 Us Navy Correlators using shift registers
US3911216A (en) * 1973-12-17 1975-10-07 Honeywell Inf Systems Nonlinear code generator and decoder for transmitting data securely
US3911330A (en) * 1974-08-27 1975-10-07 Nasa Nonlinear nonsingular feedback shift registers
US4038565A (en) * 1974-10-03 1977-07-26 Ramasesha Bharat Frequency divider using a charged coupled device
US3947705A (en) * 1974-10-24 1976-03-30 Texas Instruments Inc. Method and system for achieving and sampling programmable tap weights in charge coupled devices
NO141294C (no) * 1974-10-31 1980-02-06 Licentia Gmbh Fremgangsmaate ved frembringelse av slumpartede binaertegnfoelger
US4115657A (en) * 1976-11-11 1978-09-19 Datotek, Inc. Random digital code generator

Also Published As

Publication number Publication date
WO1983003723A1 (en) 1983-10-27
EP0105258A1 (de) 1984-04-18

Similar Documents

Publication Publication Date Title
US5389843A (en) Simplified structure for programmable delays
CA1289640C (en) Nonlinear random sequence generators
Dadda Some schemes for parallel multipliers
KR20050110646A (ko) 가변 폭의 병렬 순환 중복 검사 (ｃｒｃ) 연산을 위한 반복회로 및 방법
US5448185A (en) Programmable dedicated FPGA functional blocks for multiple wide-input functions
Nikoubin et al. Cell design methodology based on transmission gate for low-power high-speed balanced XOR-XNOR circuits in hybrid-CMOS logic style
US4325129A (en) Non-linear logic module for increasing complexity of bit sequences
JP4195195B2 (ja) シーケンス発生器
EP0849663B1 (de) Addierer mit bedingter Summe unter Benutzung von Durchlasstransistor-Logik
Mutyam Preventing crosstalk delay using Fibonacci representation
US6745219B1 (en) Arithmetic unit using stochastic data processing
JPS59500543A (ja) ビツトシ−ケンスの複合性を増すための非線形論理モジユ−ル
US5586071A (en) Enhanced fast multiplier
Thoidis et al. The design of low power multiple-valued logic encoder and decoder circuits
CN115102553B (zh) 二进制码转温度计码的装置和电子设备
JPH03228122A (ja) 加算回路
GB2226165A (en) Parallel carry generation adder
US3423576A (en) Reversible counting circuit apparatus
JPH04292018A (ja) 可変ｃｒｃ発生回路
JPS6318835A (ja) Ｍ系列符号発生装置
Lin et al. A novel approach for CMOS parallel counter design
US5237597A (en) Binary counter compiler with balanced carry propagation
JP2833885B2 (ja) Ｐｎ符号生成回路
JP3199196B2 (ja) ５入力加算器
JPS6367628A (ja) 疑似乱数発生回路