JPS5930317A - デイジタル信号処理回路 - Google Patents

デイジタル信号処理回路

Info

Publication number
JPS5930317A
JPS5930317A JP57141510A JP14151082A JPS5930317A JP S5930317 A JPS5930317 A JP S5930317A JP 57141510 A JP57141510 A JP 57141510A JP 14151082 A JP14151082 A JP 14151082A JP S5930317 A JPS5930317 A JP S5930317A
Authority
JP
Japan
Prior art keywords
signal
circuit
multiplier
delay
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57141510A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0370409B2 (cs
Inventor
Seiichiro Iwase
岩瀬　清一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP57141510A priority Critical patent/JPS5930317A/ja
Publication of JPS5930317A publication Critical patent/JPS5930317A/ja
Publication of JPH0370409B2 publication Critical patent/JPH0370409B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
JP57141510A 1982-08-13 1982-08-13 デイジタル信号処理回路 Granted JPS5930317A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57141510A JPS5930317A (ja) 1982-08-13 1982-08-13 デイジタル信号処理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57141510A JPS5930317A (ja) 1982-08-13 1982-08-13 デイジタル信号処理回路

Publications (2)

Publication Number Publication Date
JPS5930317A true JPS5930317A (ja) 1984-02-17
JPH0370409B2 JPH0370409B2 (cs) 1991-11-07

Family

ID=15293633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57141510A Granted JPS5930317A (ja) 1982-08-13 1982-08-13 デイジタル信号処理回路

Country Status (1)

Country Link
JP (1) JPS5930317A (cs)

Also Published As

Publication number Publication date
JPH0370409B2 (cs) 1991-11-07

Similar Documents

Publication Publication Date Title
US7660841B2 (en) Flexible accumulator in digital signal processing circuitry
US6323677B1 (en) Programmable logic device circuitry for improving multiplier speed and/or efficiency
JPH0370411B2 (cs)
US6609143B1 (en) Method and apparatus for arithmetic operation
US20030055852A1 (en) Reconfigurable arithmetic logic block array for FPGAs
US7277479B2 (en) Reconfigurable fir filter
CA1219955A (en) Digital multiplying circuit
US5226003A (en) Multi-path multiplier
JP3604518B2 (ja) 除算装置
JPS5930317A (ja) デイジタル信号処理回路
US5867412A (en) Modular multiplication device for information security
US7818361B1 (en) Method and apparatus for performing two's complement multiplication
US4254471A (en) Binary adder circuit
JPH04256016A (ja) ２の補数の乗算器を無符号数の乗算を行うように修正する方法および装置
JPS59127171A (ja) ディジタル信号処理回路
JP7720435B2 (ja) プログラマブル論理回路
EP1566730B1 (en) Multiplier-accumulator block mode splitting
Anderson et al. A coarse-grained FPGA architecture for high-performance FIR filtering
JPS6015769A (ja) デイジタル信号処理回路
KR100451193B1 (ko) 필터회로
JPH0370410B2 (cs)
KR970003979B1 (ko) 갈로이스 필드상의 승산기
JP2884571B2 (ja) ディジタル信号処理回路
JP2000347834A (ja) Ｓｗ数系による演算回路
JPS6077264A (ja) 演算回路