JPS59219018A - 符号挿入回路 - Google Patents

符号挿入回路

Info

Publication number
JPS59219018A
JPS59219018A JP9352183A JP9352183A JPS59219018A JP S59219018 A JPS59219018 A JP S59219018A JP 9352183 A JP9352183 A JP 9352183A JP 9352183 A JP9352183 A JP 9352183A JP S59219018 A JPS59219018 A JP S59219018A
Authority
JP
Japan
Prior art keywords
code
signal
shift register
parity
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9352183A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6364091B2 (enrdf_load_stackoverflow
Inventor
Hirokazu Ito
広和 伊藤
Satoshi Inano
聡 稲野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9352183A priority Critical patent/JPS59219018A/ja
Publication of JPS59219018A publication Critical patent/JPS59219018A/ja
Publication of JPS6364091B2 publication Critical patent/JPS6364091B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Error Detection And Correction (AREA)
JP9352183A 1983-05-27 1983-05-27 符号挿入回路 Granted JPS59219018A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9352183A JPS59219018A (ja) 1983-05-27 1983-05-27 符号挿入回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9352183A JPS59219018A (ja) 1983-05-27 1983-05-27 符号挿入回路

Publications (2)

Publication Number Publication Date
JPS59219018A true JPS59219018A (ja) 1984-12-10
JPS6364091B2 JPS6364091B2 (enrdf_load_stackoverflow) 1988-12-09

Family

ID=14084626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9352183A Granted JPS59219018A (ja) 1983-05-27 1983-05-27 符号挿入回路

Country Status (1)

Country Link
JP (1) JPS59219018A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381029A (en) * 1976-12-27 1978-07-18 Toshiba Corp Information conversion circuit unit
JPS5541571A (en) * 1978-09-19 1980-03-24 Nec Corp Serial input/output device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381029A (en) * 1976-12-27 1978-07-18 Toshiba Corp Information conversion circuit unit
JPS5541571A (en) * 1978-09-19 1980-03-24 Nec Corp Serial input/output device

Also Published As

Publication number Publication date
JPS6364091B2 (enrdf_load_stackoverflow) 1988-12-09

Similar Documents

Publication Publication Date Title
US4745626A (en) Decoder
US4100541A (en) High speed manchester encoder
US4387294A (en) Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu
US7213090B2 (en) Data transfer apparatus for serial data transfer in system LSI
JPS59219018A (ja) 符号挿入回路
US6091794A (en) Fast synchronous counter
JPH07202682A (ja) カウンタセルおよびカウンタ回路
JPH0247135B2 (enrdf_load_stackoverflow)
US4691331A (en) Self-correcting frequency dividers
US4387341A (en) Multi-purpose retimer driver
US6707396B2 (en) Device and method for parallel processing implementation of bit-stuffing/unstuffing and NRZI-encoding/decoding
JPH04100429A (ja) 時分割多重化装置
US5355027A (en) Shift register circuit with three-input nor gates in selector circuit
US5239499A (en) Logical circuit that performs multiple logical operations in each stage processing unit
JP2789679B2 (ja) パリテイ信号挿入回路
JP3989839B2 (ja) 情報処理システム
KR102508309B1 (ko) 파이프 래치, 이를 이용하는 반도체 장치 및 반도체 시스템
JPH0247038B2 (enrdf_load_stackoverflow)
JP3072494B2 (ja) 並列形フレーム同期回路のチャネル選択状態のモニタ回路
US7519090B2 (en) Very high speed arbitrary number of multiple signal multiplexer
US3654559A (en) Word generating apparatus
JPH0145774B2 (enrdf_load_stackoverflow)
JP2529902B2 (ja) ビット相関判定回路
JPH09205349A (ja) パルス幅選択信号出力装置
IL118203A (en) Precision time of day counting system