JPS59207710A - ミキサ回路 - Google Patents

ミキサ回路

Info

Publication number
JPS59207710A
JPS59207710A JP8192483A JP8192483A JPS59207710A JP S59207710 A JPS59207710 A JP S59207710A JP 8192483 A JP8192483 A JP 8192483A JP 8192483 A JP8192483 A JP 8192483A JP S59207710 A JPS59207710 A JP S59207710A
Authority
JP
Japan
Prior art keywords
signal
addition
transistor
collector
mixer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8192483A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0153805B2 (enrdf_load_stackoverflow
Inventor
Kenzo Tanabe
田辺　謙造
Masahiko Nakamura
雅彦 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP8192483A priority Critical patent/JPS59207710A/ja
Publication of JPS59207710A publication Critical patent/JPS59207710A/ja
Publication of JPH0153805B2 publication Critical patent/JPH0153805B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/12—Transference of modulation from one carrier to another, e.g. frequency-changing by means of semiconductor devices having more than two electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Superheterodyne Receivers (AREA)
JP8192483A 1983-05-10 1983-05-10 ミキサ回路 Granted JPS59207710A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8192483A JPS59207710A (ja) 1983-05-10 1983-05-10 ミキサ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8192483A JPS59207710A (ja) 1983-05-10 1983-05-10 ミキサ回路

Publications (2)

Publication Number Publication Date
JPS59207710A true JPS59207710A (ja) 1984-11-24
JPH0153805B2 JPH0153805B2 (enrdf_load_stackoverflow) 1989-11-15

Family

ID=13760001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8192483A Granted JPS59207710A (ja) 1983-05-10 1983-05-10 ミキサ回路

Country Status (1)

Country Link
JP (1) JPS59207710A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6219536B1 (en) 1997-09-19 2001-04-17 Nec Corporation Mixer circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5881923A (ja) * 1981-11-11 1983-05-17 Hideo Tsuji 加熱物体の冷却法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5881923A (ja) * 1981-11-11 1983-05-17 Hideo Tsuji 加熱物体の冷却法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6219536B1 (en) 1997-09-19 2001-04-17 Nec Corporation Mixer circuit

Also Published As

Publication number Publication date
JPH0153805B2 (enrdf_load_stackoverflow) 1989-11-15

Similar Documents

Publication Publication Date Title
US5859559A (en) Mixer structures with enhanced conversion gain and reduced spurious signals
US5151625A (en) High frequency BiMOS linear V-I converter, voltage multiplier, mixer
US5559457A (en) Double-balanced mixer circuit
US4117415A (en) Bridge amplifiers employing complementary transistors
JP5128680B2 (ja) ミキサ回路
US4032851A (en) Complementary symmetry fet mixer circuits
US5587682A (en) Four-quadrant biCMOS analog multiplier
US4449245A (en) High gain balanced mixer
US4727597A (en) Mixer arrangement
Yan et al. A LNA-merged RF front-end with digitally assisted technique for gain flatness and input-match compensation
JPS59207710A (ja) ミキサ回路
JP4536528B2 (ja) 差動用低雑音バイアス回路及び差動信号処理装置
US20060049876A1 (en) Active circuit having improved linearity using multiple gated transistor
JPH0153804B2 (enrdf_load_stackoverflow)
US6388605B1 (en) Circuit for generating and/or detecting a radar signal
JPH0586684B2 (enrdf_load_stackoverflow)
US3566247A (en) Frequency multiplier circuit with low temperature dependence
JP3183909B2 (ja) マイクロ波ミキサ回路
US4677391A (en) Series biasing scheme for field effect transistors
JPH10209813A (ja) 不平衡−平衡変換回路
JP2904787B2 (ja) ミクサ回路
JPH02113710A (ja) ミキサ回路
JPS5922416A (ja) 高周波増幅回路
JPS6294002A (ja) マイクロ波受信装置
JPH0413858Y2 (enrdf_load_stackoverflow)