JPS5920379U - Vehicle data recording device - Google Patents

Vehicle data recording device

Info

Publication number
JPS5920379U
JPS5920379U JP11334082U JP11334082U JPS5920379U JP S5920379 U JPS5920379 U JP S5920379U JP 11334082 U JP11334082 U JP 11334082U JP 11334082 U JP11334082 U JP 11334082U JP S5920379 U JPS5920379 U JP S5920379U
Authority
JP
Japan
Prior art keywords
trigger signal
data processing
engine
timing
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11334082U
Other languages
Japanese (ja)
Inventor
健 伊藤
Original Assignee
日産自動車株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日産自動車株式会社 filed Critical 日産自動車株式会社
Priority to JP11334082U priority Critical patent/JPS5920379U/en
Publication of JPS5920379U publication Critical patent/JPS5920379U/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は車両実験で使用しているデータ収録装置に基づ
いて得られた従来装置の回路ブロック図、第2図は従来
装置のデータ収録処理を示したプログラムフロー図、第
3図は従来装置の信号波形を示したタイムチャート図、
第4図は本考案の一実施例を示した回路ブロック図、第
5図は本考案におけるデータ収録処理のプログラムフロ
ー図、第   ′6図は第4図の実施例における動作波
形を示したタイムチャート図である。 1・・・cpu、2・・・ROM、3・・・PiA、4
・・・A/DMPX、5・・・増幅部、6・・・RAM
、?・・・クロック発振器、8・・・分周器、9・・・
単安定マルチバイブレータ、12・・・バッファ、14
・・・電源リレー、14a・・・リレー接点、16・・
・予備電源、18・・・リセット回路、10・・・第1
のトリガ信号発生回路、20・・・トリガ回路、30・
・・第2トリガ信号発生回路。 バ祷1届                     
              −一一一1 ←■解”I
−rl輯ケト□ GN τ1−「I惰←−; 1 町冒拍イ猛■居扉11 1、J−”°111−↓ 11111
Figure 1 is a circuit block diagram of a conventional device obtained based on the data recording device used in vehicle experiments, Figure 2 is a program flow diagram showing the data recording process of the conventional device, and Figure 3 is a conventional device. A time chart diagram showing the signal waveform of
Figure 4 is a circuit block diagram showing an embodiment of the present invention, Figure 5 is a program flow diagram of data recording processing in the present invention, and Figure '6 is a time diagram showing operating waveforms in the embodiment of Figure 4. It is a chart diagram. 1...cpu, 2...ROM, 3...PiA, 4
...A/DMPX, 5...Amplification section, 6...RAM
,? ... Clock oscillator, 8... Frequency divider, 9...
Monostable multivibrator, 12...buffer, 14
...Power relay, 14a...Relay contact, 16...
- Backup power supply, 18... Reset circuit, 10... 1st
trigger signal generation circuit, 20... trigger circuit, 30.
...Second trigger signal generation circuit. Prayer 1 submission
−1111 ←■Solution”I
-rl輯ket□ GN τ1-"I inert←-; 1 Town attack I fierce ■ Door 11 1, J-"°111-↓ 11111

Claims (1)

【実用新案登録請求の範囲】 データ収録用のトリが信号が入力する毎に予め定めた車
両データを検出してメモリに順次記憶するデータ処理部
と、 該データ処理部のデータ収録周期を設定する一定周期の
タイミング信号を発生するタイミング手段と、 イグニッションスイッチのオン、オフ信号に基づいて、
エンジン作動中は上記データ処理部に継続的に電源を供
給し、エンジン停止中は上記タイミング信号に同期して
上記データ処理部に間歇的に電源を供給する電源供給手
段と、 上記タイミング手段のタイミング信号に同期してトリガ
信号を発生する第1のトリガ信号発生手段と、 上記電源供給手段の間歇的な電源供給された後、トリガ
信号を発生する第2のトリガ信号発生手段と、 エンジン作動中に上記第1のトリガ信号発生手段の出力
を選択して上記データ処理部に出力し、エンジン停止中
に上記第2のトリガ信号発生手段の出力を選択して上記
データ処理部に出力するトリガ信号選択出力手段とを有
することを特徴とする車両用データ収録装置。
[Scope of Claim for Utility Model Registration] A data processing unit that detects predetermined vehicle data each time a signal is input and sequentially stores it in a memory, and a data recording cycle of the data processing unit is set. Based on a timing means that generates a timing signal of a constant period and an on/off signal of an ignition switch,
a power supply means that continuously supplies power to the data processing section when the engine is operating, and intermittently supplies power to the data processing section in synchronization with the timing signal when the engine is stopped; and the timing of the timing means. a first trigger signal generation means that generates a trigger signal in synchronization with the signal; a second trigger signal generation means that generates a trigger signal after the power supply means is intermittently supplied with power; while the engine is operating; a trigger signal that selects the output of the first trigger signal generation means and outputs it to the data processing section when the engine is stopped, and selects the output of the second trigger signal generation means and outputs it to the data processing section while the engine is stopped; A data recording device for a vehicle, comprising a selection output means.
JP11334082U 1982-07-28 1982-07-28 Vehicle data recording device Pending JPS5920379U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11334082U JPS5920379U (en) 1982-07-28 1982-07-28 Vehicle data recording device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11334082U JPS5920379U (en) 1982-07-28 1982-07-28 Vehicle data recording device

Publications (1)

Publication Number Publication Date
JPS5920379U true JPS5920379U (en) 1984-02-07

Family

ID=30262404

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11334082U Pending JPS5920379U (en) 1982-07-28 1982-07-28 Vehicle data recording device

Country Status (1)

Country Link
JP (1) JPS5920379U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6142882A (en) * 1984-08-01 1986-03-01 松下電器産業株式会社 Terminal unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6142882A (en) * 1984-08-01 1986-03-01 松下電器産業株式会社 Terminal unit

Similar Documents

Publication Publication Date Title
JPS59182747U (en) interface circuit
JPS5920379U (en) Vehicle data recording device
JPH0179141U (en)
JPH0365328U (en)
JPS5925927U (en) Duty cycle control device
JPS619946U (en) Tone oscillation circuit
JPS6047327U (en) pulse oscillation circuit
JPS633629U (en)
JPS627095U (en)
JPS60174947U (en) input/output control device
JPS62156896U (en)
JPS58105607U (en) Control device for intermittent operation
JPS6142588U (en) memory control circuit
JPS59174639U (en) pulse generator
JPS5950175U (en) remote control unit
JPS62129627U (en)
JPH0238646U (en)
JPH01133602U (en)
JPS59183690U (en) Clock with snooze
JPS58101232U (en) microcomputer
JPS6031673U (en) Microcomputer frequency automatic discrimination circuit
JPS60119138U (en) Pulse generation circuit
JPH0284948U (en)
JPS59126341U (en) Electronic cash register with clock
JPS63153182U (en)