JPS59201486A - Method of soldering circuit element to circuit board - Google Patents

Method of soldering circuit element to circuit board

Info

Publication number
JPS59201486A
JPS59201486A JP5855484A JP5855484A JPS59201486A JP S59201486 A JPS59201486 A JP S59201486A JP 5855484 A JP5855484 A JP 5855484A JP 5855484 A JP5855484 A JP 5855484A JP S59201486 A JPS59201486 A JP S59201486A
Authority
JP
Japan
Prior art keywords
solder
circuit board
circuit
contact
soldering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5855484A
Other languages
Japanese (ja)
Inventor
ヴオルフガング・エラ−ブロツク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wincor Nixdorf International GmbH
Nixdorf Computer AG
Original Assignee
Wincor Nixdorf International GmbH
Nixdorf Computer AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wincor Nixdorf International GmbH, Nixdorf Computer AG filed Critical Wincor Nixdorf International GmbH
Publication of JPS59201486A publication Critical patent/JPS59201486A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3447Lead-in-hole components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3468Applying molten solder

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 本発明は、回路板に回路素子を半田(=lけする方法に
関し、より具体的には、両件面間及び/または種々の導
電体の間に貫通接点を有する回路板の外面で電子回路素
子を接続するだめの場所に半田面を設け、回路板の少な
くとも装備側にフラックスを塗布し、次いで回路素子を
接点素子と共に半田面に載置してこの半田面と接合する
という手順で、前記電子回路素子の接点素子とこれに関
連Jる回路板」二の接続部との間に半田接続を形成覆る
方法に関覆る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of soldering circuit elements to a circuit board, and more particularly, to a method of soldering circuit elements to a circuit board, and more particularly, to a method of soldering circuit elements to a circuit board, and more particularly to a method of soldering circuit elements to a circuit board, and more particularly, the present invention relates to a method of soldering circuit elements to a circuit board. A solder surface is provided on the outer surface of the circuit board where the electronic circuit elements are to be connected, and flux is applied to at least the equipment side of the circuit board.Then, the circuit elements and contact elements are placed on the solder surface, and the solder surface and The bonding procedure describes a method for forming solder connections between the contact elements of the electronic circuit element and the connections of the associated circuit board.

回路板に装着される従来の電子回路素子には、回路板の
孔(貫通接点)に挿通して孔内に半田(=1けされる接
続ワイA7が設けられていた。スペースを節約する目的
から、新しい回路素子ではこの接続ワイヤを省略し、帯
状接点の形態を取る接点索子を回路素子またはそのケー
シング上に直接形成するようになった。回路板の孔に挿
通するのではなく、単に半田面上に取り付けるように構
成した、J字形に弯曲させた接続片又は接続ワイヤによ
って接点素子を形成した回路素子も、公知である。
Conventional electronic circuit elements mounted on a circuit board are provided with a connecting wire A7 that is inserted into a hole (through contact) in the circuit board and soldered into the hole.For the purpose of saving space, , newer circuit elements omitted this connecting wire, and the contact wires, in the form of strip contacts, were formed directly on the circuit element or its casing.Rather than being inserted through a hole in the circuit board, it was simply soldered. Circuit elements are also known in which the contact elements are formed by J-shaped connecting pieces or connecting wires, which are configured to be mounted on a surface.

ところがこの回路素子の場合、その接点素子をいかに迅
速且つ確実に回路板に接続できるか、即ち、隣接の半田
付は場所を損傷させることなく特定の半田接続部を1回
または複数回融解し、再形成できるかという問題が起こ
って来る。
However, in the case of this circuit element, it is important to know how quickly and reliably the contact element can be connected to the circuit board, i.e. the adjacent solder melts a particular solder connection one or more times without damaging the location, The question arises as to whether it can be reformed.

公知の半田接続形成方法にあっては、貫通接点用として
形成した孔の内壁を例えば電気メッキすることによって
貫通接点を形成した回路板全体を、回路素子を装着した
後、ヒータブレートまたは赤外線連続加熱炉によって加
熱する。この公知方法の欠点として、回路素子全体が半
田付【プ温度まで加熱され、隣接の回路素子又は半田接
続部を損傷させずに特定の半田接続部だけを融解させる
ことができない。例えば、特定の回路素子を交換したい
場合、例えば最初の半田付けと同じ態様で、ずべての接
点を加熱せざるを冑ないがら、無関係の回路素子の半田
付は場所を破損したり、あるいは他の方法で損傷させる
おそれがある。
In the known method of forming solder connections, the entire circuit board on which the through contacts are formed, for example by electroplating the inner walls of the holes formed for the through contacts, is heated by a heater plate or continuous infrared heating after the circuit elements have been mounted. Heated by a furnace. A disadvantage of this known method is that the entire circuit element is heated to the soldering temperature and it is not possible to melt only a particular solder connection without damaging adjacent circuit elements or solder connections. For example, if you want to replace a particular circuit element, you may be forced to heat all the contacts in the same manner as for example the original soldering, but soldering unrelated circuit elements may damage the area or cause other damage. There is a risk of damage in the following manner.

過熱蒸気で加熱づる方法も公知であるが、この方法でも
、上述したのとほぼ同様の問題が生じうる。
A method of heating with superheated steam is also known, but this method can also cause almost the same problems as described above.

本発明の目的は、半田付けによる熱負荷ができるだtブ
小さく、隣接の半田接続部を損傷させることな(回路板
上の個々の半田接続部を容易に再融解し且つ再形成でき
るように、接続ワイヤも接続片も具備しない電子回路素
子、または接点素子が回路板に挿通されていない電子回
路素子を、迅速且つ確実に回路板に半田(=J 4Jで
きるような半田イ」け方法を提示することにある。
It is an object of the present invention to minimize the heat load caused by soldering without damaging adjacent solder connections (so that individual solder connections on a circuit board can be easily remelted and reformed). To provide a method for quickly and reliably soldering an electronic circuit element that does not have a connecting wire or a connecting piece, or an electronic circuit element that does not have a contact element inserted into the circuit board, to a circuit board. It's about presenting.

この目的を本発明では、半田面を貫通接点端部(、:設
け、回路素子を装備した後、回路板の回路素子とは反対
の裏側を半田浴に浸漬づることによって達成する。
This object is achieved in the present invention by providing the solder side with through-contact ends and, after equipping with the circuit elements, by dipping the back side of the circuit board opposite the circuit elements into a solder bath.

本発明による解決の重要な利点は、半田浴に浸漬する際
に、半田材料が毛細管作用下に貫通接点孔内を上側の半
田面まで上昇して回路素子の接点素子と接触することに
ある。貫通接点孔の直径は半田材料が毛細管作用下に上
昇できる大ぎさであれば充分であるから、極めて小さく
形成することができる。従って、回路素子を小型化する
ことによって得られるスペース節減を回路板においても
現実に達成することができる。
An important advantage of the solution according to the invention is that when immersed in the solder bath, the solder material rises under capillary action in the through contact hole to the upper solder surface and comes into contact with the contact element of the circuit element. The diameter of the through contact hole can be made very small, as long as it is large enough to allow the solder material to rise under capillary action. Therefore, the space savings obtained by downsizing the circuit elements can actually be achieved on the circuit board as well.

板の裏側から行なうことができ、その場合、半田浴に浸
漬する前に、例えば各回路板の裏側を1つまたは2つ以
上の窓があるマスクでおおうことにより、初期の半田接
続部だけを融解させる。この場合、回路板の表側に装着
されている回路素子には接触しない。この浸漬過程にお
いて、マスクでおおわれている半田接続部は融けないか
ら、特定回路素子の半田接続部の融解に影響されない。
This can be done from the back side of the board, in which case only the initial solder connections are removed, for example by covering the back side of each circuit board with a mask with one or more windows before dipping into the solder bath. Let it melt. In this case, it does not contact the circuit elements mounted on the front side of the circuit board. During this dipping process, the solder connections covered by the mask do not melt, so they are not affected by the melting of the solder connections of a particular circuit element.

従って、回路板全体の半田接続部に過度の熱応力を作用
させることなく、随時、特定の回路素子を交換すること
ができる。
Therefore, specific circuit elements can be replaced at any time without excessive thermal stress being applied to the solder connections throughout the circuit board.

回路板の両件面の半田面は、異通接点孔を貫通づる半田
材料を介して常時互いに接続しているから、半田接続部
を再融解する際に、接点孔の周りに半田リングまたは半
田面を設けてあって回路板の表面とだけ接合している従
来の半田イ」け方法に見られたように半田面が回路板の
表面から剥がれる、ということがない。
Because the solder surfaces on both sides of the circuit board are constantly connected to each other via solder material that passes through the contact holes, when remelting the solder joints, do not place a solder ring or solder around the contact holes. There is no possibility that the solder surface will peel off from the surface of the circuit board, as is the case with conventional soldering methods in which a surface is provided and only the surface of the circuit board is bonded.

本発明による方法の別の利点は、接続ワイA?のない回
路素子でも接続ワイヤのある回路素子でも、同じ作業順
序で回路板に半田付tブできることにある。即ち、従来
の回路素子の接続ワイヤの場合、従来と同様にこれを接
点孔に挿通すれば、回路板を半田浴に浸漬することで個
々の接点孔内に半田付けすることができる。回路素子を
回路板の上側から半田付(プする公知の方法では、接続
ワイA7のある回路素子と接続ワイヤのない回路素子を
このように同様に処理り゛ることは、不可能である。
Another advantage of the method according to the invention is that the connection wire A? The advantage is that both circuit elements without wires and circuit elements with connecting wires can be soldered to the circuit board in the same working order. That is, in the case of conventional connection wires for circuit elements, if they are inserted into the contact holes in the same manner as in the past, the circuit board can be immersed in a solder bath to be soldered into the individual contact holes. With the known method of soldering circuit elements from the top side of the circuit board, it is not possible to treat circuit elements with connecting wires A7 and circuit elements without connecting wires in this same manner.

必要ならば、毛細管作用による半田材料の上昇を助長す
るため、半田浴中に発生させた波を利用して半田材料を
回路板の孔に圧入してもよい。
If desired, waves generated in the solder bath may be used to force the solder material into the holes in the circuit board to encourage the rise of the solder material by capillary action.

以下、添イ]図面に示す実施例にもとづいて本発明の詳
細な説明する。
Hereinafter, the present invention will be described in detail based on embodiments shown in the drawings.

図面において、10は複数の層12から成る回路板であ
る。少なくとも一部を導電層13で被覆した複数の孔ま
たは負通接点14は、回路板10を貫通しており、該回
路板10の各層に位置する導体16を互いに導電接続す
る機能を果たす。この貫通接点14は、回路素子20の
各接点素子18に連携する接続部に位置する。貫通接点
14の外端を半田の輪または半田面22によって囲むか
または被覆する。
In the drawings, 10 is a circuit board consisting of a plurality of layers 12. A plurality of holes or negative carrying contacts 14, at least partially covered with a conductive layer 13, pass through the circuit board 10 and serve to electrically connect conductors 16 located in each layer of the circuit board 10 to each other. This through contact 14 is located at a connection part associated with each contact element 18 of the circuit element 20. The outer end of the feed-through contact 14 is surrounded or covered by a solder ring or solder surface 22 .

公知の態様で製造された回路板10に、貫通接点14及
び半田面22を設りる。回路板10の装備側において、
半田面22を、塗布するかまたはスクリーン・プリント
したフラックスで処理する。次いで、公知の態様で回路
素子を各素子のために設けた半田面に載置する。ここで
回路板全体の、回路素子とは反対の側を図示のように半
田浴24に浸漬し、自動的にまたは半田材料の波を発生
させることにより、半田材料を回路素子20の接点素子
18にとどくまで貫通接点14に沿って上昇させ、回路
素子20の接点素子18を半田面22に接続さける。
A circuit board 10, manufactured in a known manner, is provided with feed-through contacts 14 and solder surfaces 22. On the equipment side of the circuit board 10,
The solder surface 22 is treated with a painted or screen printed flux. The circuit elements are then placed in a known manner on the solder surfaces provided for each element. The entire circuit board is now immersed in the solder bath 24 as shown on the side opposite the circuit elements, and the solder material is applied to the contact elements 18 of the circuit elements 20, either automatically or by generating waves of solder material. The contact element 18 of the circuit element 20 is connected to the solder surface 22 by raising it along the through contact 14 until it reaches the solder surface 22 .

例えば、図示の回路素子20を図示しない他の回路素子
とは独立に回路板10から取り外したい場合にも、上記
のように行なわれるが、回路板10を半田浴24に浸漬
する前に、回路板10の回路素子とは反対の側を破線で
示ずマスク26でa3 a3い、半田浴24の半田材料
が、マスク26に形成した窓28により開放されて・い
る半田面22にだ(プ達するようにする。
For example, if it is desired to remove the illustrated circuit element 20 from the circuit board 10 independently of other circuit elements not shown, the procedure described above may be performed, but before immersing the circuit board 10 in the solder bath 24, the circuit element 20 is removed from the circuit board 10. The side of the board 10 opposite to the circuit elements is shown by a mask 26 (not shown in broken lines), and the solder material in the solder bath 24 is exposed to the solder surface 22 which is opened by a window 28 formed in the mask 26. reach.

その結果、この半田面22に対応Jる半田付りたりが融
解するから、回路板10の残りの半田イ」けに影響を与
えることなく、所期の回路素子20を取り外づ−ことか
できる。同じ回路素子または新しい回路素子20の再融
解も、マスク26を利用し、残りの半田(t Gブに影
響を与えることなく行なうことかできる。
As a result, the solder spots corresponding to this solder surface 22 melt, making it possible to remove the intended circuit element 20 without affecting the remaining solder spots on the circuit board 10. can. Remelting of the same circuit element or a new circuit element 20 can also be performed using mask 26 without affecting the remaining solder.

本発明による解決の他の利点として、回路素子を取り付
は半田付けした回路板を検査プローブ台により公知の態
様で検査することができる。回路素子のすべての接点素
子及びすべての接続点を半田側から機械的に走査及び検
査できる。
Another advantage of the solution according to the invention is that circuit boards with mounted and soldered circuit elements can be tested in a known manner with a test probe stand. All contact elements and all connection points of a circuit element can be mechanically scanned and inspected from the solder side.

【図面の簡単な説明】[Brief explanation of the drawing]

添付の図面は、回路素子と共に半田浴に浸漬さじだ回路
板を略示する断面図である。 10・・・回路板 12・・・層 14・・・貫通一孔
 16・・・導体18・・・接点素子 20・・・回路
素子 22・・・半田面 24・・・半田浴 26・・
・マスク 28・・・窓特許出願人 ニツクスドルフ コンピュータ アクチェンゲゼルシャフト −−に 〕
The accompanying drawing is a cross-sectional view schematically showing a circuit board immersed in a solder bath with circuit elements. DESCRIPTION OF SYMBOLS 10... Circuit board 12... Layer 14... Through hole 16... Conductor 18... Contact element 20... Circuit element 22... Solder surface 24... Solder bath 26...
・Mask 28...Window patent applicant Nitzdorf Computer Akchengesellschaft--]

Claims (3)

【特許請求の範囲】[Claims] (1)  両件面間及び/または種々の導電体12の間
に貫通接点14を有する回路板10の外面で電子回路素
子20を接続するための場所に半田面22を設け、回路
板10の少なくとも装備側にフラックスを塗布し、次い
で回路素子20を接点素子18と共に半田面22に載置
してこの半田面と接合し、前記電子回路素子20の接点
素子18とこれに関連する回路板10上の接続部との間
に半田接続を形成する方法であって、 半田面22を貫通接点14の端部に配置したことと、回
路素子20を配置した後、回路板10の、回路素子とは
反対の裏側を半田浴24に浸漬することを特徴とする半
田接続形成方法。
(1) Provide a solder surface 22 at a location for connecting an electronic circuit element 20 on the outer surface of the circuit board 10 with through contacts 14 between the two surfaces and/or between various conductors 12; Flux is applied to at least the equipment side, and then the circuit element 20 is placed on the solder surface 22 together with the contact element 18 and bonded to the solder surface, and the contact element 18 of the electronic circuit element 20 and the circuit board 1 related thereto are A method of forming a solder connection between a connection portion on a circuit board 10, comprising: placing a solder surface 22 at an end of a through contact 14; A method of forming a solder connection, which is characterized in that the opposite back side is immersed in a solder bath 24.
(2)  半田拐料を回路板10の裏側に押しつ(プる
ことを特徴とする特許請求の範囲第(1)項に記載の方
法。
(2) The method according to claim (1), characterized in that the soldering material is pressed onto the back side of the circuit board 10.
(3)半田浴24に浸漬する前に、各回路板10の裏側
を、少なくとも1つの窓28を有するマスクでおおうこ
とを特徴とする特許請求の範囲第(1)項又は第(2)
項に記載の方法。
(3) Prior to immersion in the solder bath 24, the back side of each circuit board 10 is covered with a mask having at least one window 28.
The method described in section.
JP5855484A 1983-04-21 1984-03-28 Method of soldering circuit element to circuit board Pending JPS59201486A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3314469 1983-04-21
DE33144699 1983-04-21

Publications (1)

Publication Number Publication Date
JPS59201486A true JPS59201486A (en) 1984-11-15

Family

ID=6196979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5855484A Pending JPS59201486A (en) 1983-04-21 1984-03-28 Method of soldering circuit element to circuit board

Country Status (1)

Country Link
JP (1) JPS59201486A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5158669A (en) * 1974-11-18 1976-05-22 Hitachi Ltd Denshibuhinno handazukesetsuzokukozo oyobi sonoseizohoho
JPS53147263A (en) * 1977-05-26 1978-12-21 Matsushita Electric Ind Co Ltd Method of soldering wiring substrate of electronic part
JPS5475072A (en) * 1977-11-29 1979-06-15 Fujitsu Ltd Method of soldering circuit substrate

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5158669A (en) * 1974-11-18 1976-05-22 Hitachi Ltd Denshibuhinno handazukesetsuzokukozo oyobi sonoseizohoho
JPS53147263A (en) * 1977-05-26 1978-12-21 Matsushita Electric Ind Co Ltd Method of soldering wiring substrate of electronic part
JPS5475072A (en) * 1977-11-29 1979-06-15 Fujitsu Ltd Method of soldering circuit substrate

Similar Documents

Publication Publication Date Title
US5326936A (en) Mounting device for mounting an electronic device on a substrate by the surface mounting technology
US3444619A (en) Method of assembling leads in an apertured support
KR19980701441A (en) Electrical conductive wire
JPS59201486A (en) Method of soldering circuit element to circuit board
KR19990024466A (en) Contamination Prevention Method for Gold-Plated Terminals of Printed Circuit Boards
JPH06169048A (en) Bonding method for conductor pin
JPS6331366Y2 (en)
US3176381A (en) Method of forming weldable terminals on circuit boards
JPS5994897A (en) Method of producing hybrid integrated circuit
ATE105132T1 (en) INTERCONNECTION OF A DOUBLE-SIDED CIRCUIT BOARD AND PROCESS FOR ITS MANUFACTURE.
JPH043514Y2 (en)
JPH0710515Y2 (en) Flexible wiring board connection structure
JP2778602B2 (en) Method and apparatus for detecting solder bridge
JPS62183199A (en) Printed wiring board
JPH01112721A (en) Installation of lead wire to electronic component
JPS60175480A (en) Device for mounting part on printed board
JPS5816470B2 (en) Plating adhesion test method
KR910008629B1 (en) Manufacture of circuit board
JPH03206681A (en) Printed wiring board
JPH0113240B2 (en)
JPS5824940B2 (en) hand out hand
JPS63110758A (en) Substrate for mounting of semiconductor
JPS63296390A (en) Film carrier mounting structure
SU680208A1 (en) Method of manufacturing reducer couplings of two-sided printed-circuit cards
JPH11145608A (en) Printed board and manufacture thereof