JPS59178795U - Process operating status display mechanism - Google Patents

Process operating status display mechanism

Info

Publication number
JPS59178795U
JPS59178795U JP7026983U JP7026983U JPS59178795U JP S59178795 U JPS59178795 U JP S59178795U JP 7026983 U JP7026983 U JP 7026983U JP 7026983 U JP7026983 U JP 7026983U JP S59178795 U JPS59178795 U JP S59178795U
Authority
JP
Japan
Prior art keywords
operating state
display
buffer memory
display mechanism
status display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7026983U
Other languages
Japanese (ja)
Inventor
修 伊藤
高橋 美克
Original Assignee
富士電機株式会社
富士フアコム制御株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士電機株式会社, 富士フアコム制御株式会社 filed Critical 富士電機株式会社
Priority to JP7026983U priority Critical patent/JPS59178795U/en
Publication of JPS59178795U publication Critical patent/JPS59178795U/en
Pending legal-status Critical Current

Links

Landscapes

  • Indicating Measured Values (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Testing Or Calibration Of Command Recording Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、この考案を適用したプロセスの動作状態表示
機構のブロック図である。 1・・・・・・処理装置、2・・・・・・バス2.3・
・・・・・補助記憶装置、3a・・・・・・第1の記憶
領域、3b・・・・・・第2の記[領域、4− 6・・
・インターフェイス回路、5・・・キーボード、7・・
・ディスプレイ、7a・・・表示状態例、81,82.
83・・・動作状態監視装置、91、 92. 93.
 99・・・機器具、91a、92a。 93a、99a・・・ケーブル、10・・・プロセス、
11゜12.13・・・DMAインターフェイス、14
・・・演算処理装置、15・・・メモリ。
FIG. 1 is a block diagram of a process operation status display mechanism to which this invention is applied. 1... Processing device, 2... Bus 2.3.
...Auxiliary storage device, 3a...First storage area, 3b...Second storage area, 4-6...
・Interface circuit, 5...Keyboard, 7...
-Display, 7a...Example of display state, 81, 82.
83... Operating state monitoring device, 91, 92. 93.
99...Equipment, 91a, 92a. 93a, 99a...cable, 10...process,
11゜12.13...DMA interface, 14
...Arithmetic processing unit, 15...Memory.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ディスプレイと、キーボードと、処理装置と、第1及び
第2のバッファメモリとを備え、プロセスの各機器具か
らの動作状態を示す信号に応じて、これら各機器具に対
応する情報とその動作状態を示す情報とを動作状態情報
として前記第1のバッファメモリに記憶し、前記キーボ
ードから入力された前記プロセスの動作状態の表示要求
信号又は異常状態検出器からの信号に応じて、前記処理
装置は、前記第1のバッファメモリの前記動作状態情報
を前記第2のバッファメモリに転送し、前記第2のバッ
ファメモリに転送された動作状態情報に基づき、前記デ
ィスプレイに前記各機器具について、その動作状態を表
示することを特徴とするプロセスの動作状態表示機構。
It is equipped with a display, a keyboard, a processing device, and first and second buffer memories, and in response to signals indicating the operating state from each device in the process, information corresponding to each device and its operating state is provided. The processing device stores information indicating the process as operating state information in the first buffer memory, and in response to a display request signal of the operating state of the process input from the keyboard or a signal from the abnormal state detector. , transfer the operating state information of the first buffer memory to the second buffer memory, and display the operation of each appliance on the display based on the operating state information transferred to the second buffer memory. A process operation status display mechanism characterized by displaying the status.
JP7026983U 1983-05-11 1983-05-11 Process operating status display mechanism Pending JPS59178795U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7026983U JPS59178795U (en) 1983-05-11 1983-05-11 Process operating status display mechanism

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7026983U JPS59178795U (en) 1983-05-11 1983-05-11 Process operating status display mechanism

Publications (1)

Publication Number Publication Date
JPS59178795U true JPS59178795U (en) 1984-11-29

Family

ID=30200424

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7026983U Pending JPS59178795U (en) 1983-05-11 1983-05-11 Process operating status display mechanism

Country Status (1)

Country Link
JP (1) JPS59178795U (en)

Similar Documents

Publication Publication Date Title
JPS59178795U (en) Process operating status display mechanism
JPS605537U (en) small electronic calculator
JPS59178709U (en) monitoring device
JPS5837259U (en) facsimile machine
JPS60169973U (en) Video equipment operation display device
JPS596202U (en) Sequence control device
JPS5915155U (en) room indicator
JPS5885234U (en) Data display device for electronic computers
JPH0385658A (en) Data processor
JPS5810135U (en) graphic display device
JPS5949251U (en) Computer system performance monitor device
JPS58117594U (en) Input level display device
JPS5937633U (en) printer with keyboard
JPS6034644U (en) electronic equipment
JPS5857969U (en) logging tester
JPS5894038U (en) microprocessor analyzer
JPH0578555U (en) printer
JPS5885221U (en) digital output multiplexer
JPS6439536U (en)
JPS5897693U (en) Disaster prevention monitoring device
JPS59108906U (en) Control device specification data display device
JPS5894026U (en) small electronic calculator
JPH01111348U (en)
JPS5894036U (en) Microcomputer abnormality warning device
JPS6257848U (en)