JPS59157318U - frequency divider - Google Patents

frequency divider

Info

Publication number
JPS59157318U
JPS59157318U JP5089583U JP5089583U JPS59157318U JP S59157318 U JPS59157318 U JP S59157318U JP 5089583 U JP5089583 U JP 5089583U JP 5089583 U JP5089583 U JP 5089583U JP S59157318 U JPS59157318 U JP S59157318U
Authority
JP
Japan
Prior art keywords
frequency
input
frequency divider
output
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5089583U
Other languages
Japanese (ja)
Inventor
日朝 賢三
Original Assignee
株式会社京三製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社京三製作所 filed Critical 株式会社京三製作所
Priority to JP5089583U priority Critical patent/JPS59157318U/en
Publication of JPS59157318U publication Critical patent/JPS59157318U/en
Pending legal-status Critical Current

Links

Landscapes

  • Train Traffic Observation, Control, And Security (AREA)
  • Ac-Ac Conversion (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、従来の分周器の回路図、第2図は従〜来の分
周器を使用した場合の各部の波形図で、第2図Aは入力
が■の場合の波形図、第2図Bは入力が○の場合の波形
図、第3図はこの考案の分周器の一実施例を示す回路図
、第4図はこの実施例の分周器を使用した場合の各部の
波形図で、第4図Aは■入力の場合の波形図、第4図B
は○入力の場合の波形図である。図において、 1・・・・・・電源端子、2・・・・・・電源トランス
T□、3・・・・・・分周器への入力端子、4・・・・
・・分周器、5・・・・・・分周器よりの出力端子、2
a・・・・・・電源トランスT□を含む電源回路、4a
・・・・・・分周回路、6・・・・・・波形整形回路、
7・・・・・・トランスT3.8・・・・・・スイッチ
ング回路(インバータ回路)、9・・・・・・トランス
T4.10・・・・・・出力整形回路、である。なお各
図中、同一符号は同−又は相当部分をあられす。
Figure 1 is a circuit diagram of a conventional frequency divider, Figure 2 is a waveform diagram of each part when using a conventional frequency divider, and Figure 2A is a waveform diagram when the input is ■. Figure 2B is a waveform diagram when the input is ○, Figure 3 is a circuit diagram showing one embodiment of the frequency divider of this invention, and Figure 4 is the various parts when using the frequency divider of this embodiment. Figure 4A is the waveform diagram for ■ input, Figure 4B is the waveform diagram of
is a waveform diagram in case of ○ input. In the figure, 1...Power supply terminal, 2...Power transformer T□, 3...Input terminal to frequency divider, 4...
...Frequency divider, 5...Output terminal from frequency divider, 2
a... Power supply circuit including power transformer T□, 4a
... Frequency dividing circuit, 6... Waveform shaping circuit,
7...Transformer T3.8...Switching circuit (inverter circuit), 9...Transformer T4.10...Output shaping circuit. In each figure, the same reference numerals represent the same or corresponding parts.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 入力筒i数と同期的な2分の1周波数を発生するパラメ
トロン分周器と、この分周器の出力信号波形を方形波に
変換する波形整形回路と、上記方形波入力により交互に
動作して入力電源を整流した直流電源をスイッチするス
イッチング回路とを具備し、入力周波数と同期的に作動
し、入力周波数の2分の1の周波数の出力を出し、入力
位相を反転した場合に出力位相が反転前の位相より■9
0°か又は090°変化することを特徴とする分周器。
A parametron frequency divider that generates a half frequency that is synchronous with the number of input cylinders, a waveform shaping circuit that converts the output signal waveform of this frequency divider into a square wave, and a waveform shaping circuit that operates alternately with the square wave input. The switching circuit operates synchronously with the input frequency to output a frequency that is half the input frequency, and when the input phase is inverted, the output phase changes. is from the phase before inversion■9
A frequency divider characterized by changing by 0° or 090°.
JP5089583U 1983-04-07 1983-04-07 frequency divider Pending JPS59157318U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5089583U JPS59157318U (en) 1983-04-07 1983-04-07 frequency divider

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5089583U JPS59157318U (en) 1983-04-07 1983-04-07 frequency divider

Publications (1)

Publication Number Publication Date
JPS59157318U true JPS59157318U (en) 1984-10-22

Family

ID=30181339

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5089583U Pending JPS59157318U (en) 1983-04-07 1983-04-07 frequency divider

Country Status (1)

Country Link
JP (1) JPS59157318U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50127123A (en) * 1974-03-28 1975-10-06

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50127123A (en) * 1974-03-28 1975-10-06

Similar Documents

Publication Publication Date Title
JPS59157318U (en) frequency divider
JPS604042U (en) Frequency divider circuit
JPS6014513U (en) Sine wave generation circuit
JPS5986742U (en) Programmable timing generation circuit
JPS58184932U (en) phase synchronized oscillator
JPS59147197U (en) Reverberation effect device
JPS61104644U (en)
JPS6085433U (en) Square wave/triangular wave generator
JPS6011679U (en) phase control circuit
JPS58103543U (en) power circuit
JPS60158161U (en) frequency/voltage converter
JPS59157354U (en) Tone generation circuit of selection signal calling device
JPS6025240U (en) frequency conversion circuit
JPS617122U (en) isolated circuit
JPS59114611U (en) FM demodulation circuit
JPS5936664U (en) horizontal deflection circuit
JPS6025278U (en) horizontal oscillation circuit
JPS59114663U (en) Vertical synchronization circuit
JPS6286740U (en)
JPS59157320U (en) doubler
JPS59121938U (en) Waveform shaping circuit
JPS59118007U (en) Output circuit
JPS60136542U (en) Sawtooth wave generation circuit
JPS6022072U (en) television signal delay device
JPS62109522U (en)