JPS59134895A - Method of producing electronic circuit device - Google Patents

Method of producing electronic circuit device

Info

Publication number
JPS59134895A
JPS59134895A JP896783A JP896783A JPS59134895A JP S59134895 A JPS59134895 A JP S59134895A JP 896783 A JP896783 A JP 896783A JP 896783 A JP896783 A JP 896783A JP S59134895 A JPS59134895 A JP S59134895A
Authority
JP
Japan
Prior art keywords
substrate
circuit device
electronic circuit
bodies
solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP896783A
Other languages
Japanese (ja)
Inventor
仁木 憲一
飛田 敏男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP896783A priority Critical patent/JPS59134895A/en
Publication of JPS59134895A publication Critical patent/JPS59134895A/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 この発明は、′電子回路装置の製造方法、とくに、第1
基板と第2基板の導体の接続に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention provides a method for manufacturing an electronic circuit device, particularly a first method for manufacturing an electronic circuit device.
This relates to the connection between the conductors of the substrate and the second substrate.

液晶辰示累子などの踵子回Il6装置では、外部リード
との接7洸が大きな問題となっている。従来この種の用
途に用いられる′4子回路装置の基嶺間の接続方法とし
ては、例えば、赤外縁によるハンダ・リ7ロー法があっ
た。
In a heel control device such as a liquid crystal display, contact with external leads is a major problem. Conventionally, as a method for connecting the bases of a quadruple circuit device used for this type of application, there has been, for example, a solder re-row method using an infrared edge.

第1図は従来の重子回路装置の製造方法を示す嘔子回路
装itの所面図で、図において、(1a)は第1基板で
、この場合ガラスよりなる。(1b)は!g1基板(1
a)上の′1シ気回謔(図示を省略)と接続した複数重
の弟14体で、!g1基板(1a)の端部に達する様に
形1戊されており、ネサ、鋼、ニッケルなどの材料より
なる導体である。(2a)は第2基板で、この場合、ポ
リイミドなどの材料よりなるフィルムである。(2b)
は部分金メッキされた鋼箔寺よりなる.tJ!故1固の
第2導体で、第1導体(1b)と接続する様に、第2基
板(2&)上に形成される。C20)/′i、ノルダ・
レジストあるいはフィルム(2a)と同種の材料よりな
るカバー・コートで、これ6 (2a)〜(2C)は、
可憫性基板をなし、成子回路装置の外部リ一ド帯として
1史用される。(3)は第14体(1b)と第2導体(
2b)とが接続される部分に設けた、ハンダ停の材料よ
りなる接着層である。(4)は赤外、泉である。
FIG. 1 is a top view of a conventional electronic circuit device IT showing a method of manufacturing a conventional electronic circuit device. In the figure, (1a) is a first substrate, which in this case is made of glass. (1b) Ha! g1 board (1
a) 14 multiple younger brothers connected to the above '1 Shiki Kaikan (not shown)! It is shaped like a hole so as to reach the end of the g1 board (1a), and is a conductor made of materials such as Nesa, steel, and nickel. (2a) is the second substrate, which in this case is a film made of a material such as polyimide. (2b)
It consists of a partially gold-plated steel leaf temple. tJ! Therefore, a solid second conductor is formed on the second substrate (2&) so as to be connected to the first conductor (1b). C20)/'i, Norda
This is a cover coat made of the same material as the resist or film (2a), and these 6 (2a) to (2C) are:
It is made of a flexible substrate and was used for some time as an external lead band for the Seiko circuit device. (3) is the 14th body (1b) and the second conductor (
2b) is an adhesive layer made of a solder stopper material provided at the part where it is connected. (4) is infrared, a fountain.

第1基板(1a)と第2基イ及(2a)とのノ妾続け、
芽ず第14体(lb):j、−よび!g24体(2b)
のそれぞれ接続されるC11S分に、ハンダディップ法
、ハンダ印刷法などの手法により接着層である予備ハン
ダ部3)を施す。仄にこれら4514体(1b)と第2
4体(2b)の予備ハンダ部を位14合わせして両者を
接して配置し、赤外法(4)の照射による加熱でハンダ
を融かすことによって、接着ノー(3)で、両基板(1
a)、(za)を接抗する。
The first substrate (1a) and the second substrate (2a) continue to be mistresses,
Mezu 14th body (lb): j, - call! g24 bodies (2b)
A preliminary solder portion 3), which is an adhesive layer, is applied to each C11S portion to be connected by a method such as a solder dip method or a solder printing method. These 4514 bodies (1b) and the second
By aligning the preliminary solder parts of the four bodies (2b) and placing them in contact with each other, and melting the solder by heating with infrared irradiation (4), both boards ( 1
a), contact (za).

このような従来の赤外譲によるハンダ・リフロー法では
、接着1m (3)たけでなく、第1基板(1a)およ
び第2基似(2a)がハンダの融点以上の温度、例えば
2;30〜250℃に〃D熱されるために、耐熱性の1
a点から、第1基板(1a)及び第2基板(2a)に用
いられる材料が著しく++l定される欠点があった。
In such a conventional solder reflow method using infrared radiation, the first substrate (1a) and the second substrate (2a) are bonded not only at a height of 1 m (3) but also at a temperature above the melting point of the solder, for example 2; Heat resistant 1 to be heated to ~250℃
From point a, there was a drawback that the materials used for the first substrate (1a) and the second substrate (2a) were significantly determined.

寸だ、可撓性基板を用いた場合、加熱時に基板が伸媚す
るため、高ぞ度の接1続が1且吾されるとともに信頼性
が悪いという欠点があった。
In fact, when a flexible substrate is used, the substrate stretches when heated, resulting in one short connection and poor reliability.

この発明は、上記のような従来の方法の欠点を除去する
ためになされたもので、レーデ光に対してf11明fx
第1基板を用い、この第1基板と第2基板の接続される
部分に、第1基板を透過してレーザ光を射照し、第1基
板上の複数)固の粥14体と第2基板上の複数の第24
体をそれぞれ接続することにより、篩蜜度でイa頼性お
よび生唾性の尚い電子回路装置の製造方法を提供するこ
とを1的としている。
This invention was made in order to eliminate the drawbacks of the conventional method as described above.
Using a first substrate, a laser beam is transmitted through the first substrate and irradiated onto the connected portion of the first substrate and the second substrate. A plurality of 24ths on the substrate
One object of the present invention is to provide a method for manufacturing an electronic circuit device that is easy to clean, reliable, and easy to use by connecting the bodies to each other.

以ド、この発明の一実施例を図について説明する。第2
図は、この発明の一実施例を示す電子回路装置の断面図
である。図において、(la)はガラス基板よりなる第
1基板、(5)はパルス的に駆動されるYAG、Arな
どのレーザ光である。第1基板(1a)と第2基板(2
a)との接続は、舊ず従来七同凍の方法で、第1導体(
lb) トvJ24体(21))ノ’f:hPれ接続さ
れる部分に接着層である予備I・ンダ(3)を施し、次
いで、これら予備ノ・ンダ部を位置合わせして、両者を
接して配置する。仄にレーザ光(5)がガラスを透過す
る性質を利用して、ガラス基板よII) &ル、441
 橘m (la)を通して、予備ハンダ部感−ザ光(5
)を射照して、パルス的に加熱することにより、ハンダ
(よる接着層(3)で、第14体(1b)と第24休(
2b)を接1読するレーデ光(59による予励ハンダ部
の加熱時間けi/100〜1/1o秒と極めて短かく、
止だ、レーザ光(5)のビーム径を絞ることによって、
予11tfiハンダ部のみを加熱することができるので
、第1基1奴(1a)および第2基板(2a)にjtJ
 イ+れる材料の耐熱性に関する制約が生じないと共に
、町屍性基板を用いた48でも、加熱の1余の基板の伸
媚を峨力防ぐことができるので、微細パターンの第24
体(2b)および第1部体(1b)を冒いIs 4貞性
をもつ−C互いに接続でさる。
Hereinafter, one embodiment of the present invention will be described with reference to the drawings. Second
The figure is a sectional view of an electronic circuit device showing an embodiment of the present invention. In the figure, (la) is a first substrate made of a glass substrate, and (5) is a YAG, Ar, or other laser beam driven in a pulsed manner. The first substrate (1a) and the second substrate (2
The connection with a) is made by the conventional Shichidozo method, and the first conductor (
lb) TovJ24 body (21)) No'f:hP Apply a preliminary I-under (3), which is an adhesive layer, to the parts to be connected, then align these preliminary I-under parts and attach them together. Place them next to each other. Taking advantage of the property that laser light (5) slightly passes through glass, it can be applied to glass substrates.
Through Tachibana m (la), feel the preliminary solder part - the light (5
) is irradiated and heated in a pulsed manner to bond the 14th body (1b) and the 24th body (1b) with the adhesive layer (3) of the solder.
The heating time of the pre-excited solder part by the Rede light (59) which reads 2b) is extremely short, i/100 to 1/1o second,
By narrowing down the beam diameter of the laser beam (5),
Since it is possible to heat only the pre-11tfi solder part, jtJ is applied to the first board (1a) and the second board (2a).
There are no restrictions on the heat resistance of the material to be heated, and even in the case of 48 using a waste substrate, it is possible to prevent the elongation of the substrate due to heating.
The body (2b) and the first part body (1b) are connected to each other with Is 4 chastity.

−に、接着層(3)の形成時間が1/1 t)0〜17
10秒と極めて短いために生メ碓性が良い。さらに、予
備ハンダ部のレーデ光(5)による加熱では、従来の方
法で、一般的に用いられるノ・ンダ・7ラツクスの添加
を格安とせず、製置工程が簡単になる。
-, the time for forming the adhesive layer (3) is 1/1 t) 0 to 17
Since it is extremely short at 10 seconds, it is very suitable for cooking. Furthermore, heating the pre-soldering part with the Rede light (5) does not require the addition of No. 7 lux, which is commonly used in the conventional method, and simplifies the manufacturing process.

な訃、上、己実施例では粥l&板(1a)の上面に第2
基板(2a)を接続したが、第2基板(2a)は第1基
板(1a)の側端部に接続してもよい。第3図はこの発
明の他の実施例を示す改子回昂装置aの+f+而図面あ
り、第1基板(1a)の側端面に接続する場合を示す。
In the above example, the second plate was placed on the top of the porridge l & plate (1a).
Although the substrate (2a) is connected, the second substrate (2a) may be connected to the side end portion of the first substrate (1a). FIG. 3 is a +f+ drawing of a recirculation device a showing another embodiment of the present invention, and shows the case where it is connected to the side end surface of the first substrate (1a).

また、上記実施例では、第2基板(2a)ばiJ撓性の
フィルムラ用いたが、ガラス、エポキシ、フェノールな
どの材料よりなる絶縁性の基板を用いてもよいことは勿
論である。
Further, in the above embodiment, the second substrate (2a) is a flexible film, but it is of course possible to use an insulating substrate made of a material such as glass, epoxy, or phenol.

また、上記実施例では、第1基板(1a)にガラス基板
を用いたが、接着層(3)を形成するレーザ光(5)が
YAGレーデ(波長1.06μDンならば、ガラスの1
tIl!これを透過するアクリルなどの有機1封脂でも
よく、また、C02レーザ(波長10.6μm)ならば
、ガラスの与が用いられ、1吏用するレーデ光の種類に
より、fJ1基板(1a)の材料が選別される。
Further, in the above embodiment, a glass substrate was used as the first substrate (1a), but if the laser beam (5) for forming the adhesive layer (3) is a YAG radar (wavelength: 1.06 μD), the glass substrate
tIl! An organic sealant such as acrylic that transmits this may be used, and in the case of a C02 laser (wavelength 10.6 μm), glass is used. Materials are sorted.

以上のように、この発明によれば、レーザ光に対して透
明な第1基板を用い、この第1基板と第2基板の接続さ
れる部分に、第1基板を透過してレーデ光を射照し、!
+g1基板上の複数1固の躬1礫体と第2基・仮止のす
数個の第2導体をそれぞれ接侵したので、基板の材料に
耐熱性に関する1lilIi奴が緩オUされ、また、高
甜度の接続が、高い信頼度で生産性良く得られる幼果が
ある。
As described above, according to the present invention, the first substrate that is transparent to the laser beam is used, and the laser beam is transmitted through the first substrate and irradiated onto the connecting portion of the first substrate and the second substrate. Shine!
+ Since we have infiltrated the plurality of solid particles on the +g1 board and the several second conductors of the second group and temporary fixing, the heat resistance of the board material has been slowly removed, and , there are young fruits that can be obtained with high degree of connectivity with high reliability and good productivity.

【図面の簡単な説明】[Brief explanation of the drawing]

riy 1図は従来の電子回路装置の製置方法を示す電
子回路装置の断面図、第2図はこの発明の一実施例を示
す電子回路装置の断面図、躬3図はこの発明の曲の実施
例を示す電子回路装置の断面図を示す。 図に訃いて、(1a)ば′第1基板、(1b)は第1萼
体、(2a)け@2基板、(2b)は第24体、(3)
V′i接着ノー、(5)はレーデ光である。 なお、図中、同一<=号は同−又はt目当部分、をボす
Figure 1 is a sectional view of an electronic circuit device showing a conventional method of manufacturing an electronic circuit device, Figure 2 is a sectional view of an electronic circuit device showing an embodiment of the present invention, and Figure 3 is a cross-sectional view of an electronic circuit device showing an embodiment of the present invention. 1 is a cross-sectional view of an electronic circuit device showing an example. As shown in the figure, (1a) is the first substrate, (1b) is the first calyx body, (2a) is the second substrate, (2b) is the 24th body, (3)
V′i adhesion no, (5) is Rede light. In addition, in the figure, the same <= sign indicates the same - or the t target part.

Claims (2)

【特許請求の範囲】[Claims] (1)レーデ光に対し透明な躬1基板を用い、この第1
基板上の准気回昂と接続した復疾蘭のfJ1導体を第l
基板の端部に形成する工程、躬2基板に複数1固の第1
4体とづ妾読されるす故蘭の第2導体を形成する工程、
複数1固の第24体と複数個の第14体間の接続される
部分に接着ノーを介在θせて、内基板を立直合わせする
工程、上記接続される部分に、第1基板ff:透過して
レーデ光を射熱し、複数個の第1郁体と複数個の第24
体音それぞれ接続する工程を施す重子回路装置の製造方
法。
(1) Using the first substrate that is transparent to Rede light, this first
Connect the fJ1 conductor of the Fukudanran connected to the quasi-QI recovery on the board as the lth
In the process of forming on the edge of the substrate, a plurality of first layers are formed on two substrates.
The process of forming the second conductor of the four bodies and the concubine,
A step of vertically aligning the inner substrates with an adhesive no. θ interposed between the plurality of 24th bodies and the plurality of 14th bodies; and radiate heat from the LED light to a plurality of 1st bodies and a plurality of 24th bodies.
A method for manufacturing a multiplex circuit device that performs a process of connecting each body sound.
(2)第1基板はガラスよりなることを特徴とする請求 方法。(2) A claim characterized in that the first substrate is made of glass. Method.
JP896783A 1983-01-21 1983-01-21 Method of producing electronic circuit device Pending JPS59134895A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP896783A JPS59134895A (en) 1983-01-21 1983-01-21 Method of producing electronic circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP896783A JPS59134895A (en) 1983-01-21 1983-01-21 Method of producing electronic circuit device

Publications (1)

Publication Number Publication Date
JPS59134895A true JPS59134895A (en) 1984-08-02

Family

ID=11707450

Family Applications (1)

Application Number Title Priority Date Filing Date
JP896783A Pending JPS59134895A (en) 1983-01-21 1983-01-21 Method of producing electronic circuit device

Country Status (1)

Country Link
JP (1) JPS59134895A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61131539A (en) * 1984-11-30 1986-06-19 Sony Chem Kk Connecting device for wiring substrate
JPH01161795A (en) * 1987-12-18 1989-06-26 Toshiba Corp Circuit board
JPH04180693A (en) * 1990-11-14 1992-06-26 Matsushita Electric Ind Co Ltd Soldering method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56107594A (en) * 1981-01-10 1981-08-26 Sharp Kk Multilead connecting device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56107594A (en) * 1981-01-10 1981-08-26 Sharp Kk Multilead connecting device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61131539A (en) * 1984-11-30 1986-06-19 Sony Chem Kk Connecting device for wiring substrate
JPH047598B2 (en) * 1984-11-30 1992-02-12 Sony Chemicals
JPH01161795A (en) * 1987-12-18 1989-06-26 Toshiba Corp Circuit board
JPH04180693A (en) * 1990-11-14 1992-06-26 Matsushita Electric Ind Co Ltd Soldering method

Similar Documents

Publication Publication Date Title
US5578527A (en) Connection construction and method of manufacturing the same
US5438165A (en) Integrated circuit interconnect leads releasably mounted on film
US6774472B2 (en) Panel structure with plurality of chip compartments for providing high volume of chip modules
EP0426303A2 (en) A soldering method
JPH0429338A (en) Method circuit board for mounting ic and its mounting
JPH01129431A (en) Mounting system of semiconductor chip
CN111491462A (en) Die bonding structure and manufacturing method thereof
JPS59134895A (en) Method of producing electronic circuit device
JP3269390B2 (en) Semiconductor device
JPS59231825A (en) Semiconductor device
JP2003209346A (en) Method for mounting component and electronic device
JPH04199723A (en) Semiconductor device and manufacture thereof
KR101012701B1 (en) Semiconductor package and manufacturing method of the same
JPH02185051A (en) Tape carrier for double-side protective coat type tab
JPS63285943A (en) Film carrier for semiconductor device
JP2764629B2 (en) Electronic circuit board and manufacturing method thereof
JPH0888248A (en) Face-down bonding method and connecting material using thereof
JPS62195137A (en) Semiconductor device
JPS61164247A (en) Manufacture of tape for automatically connecting integrated circuit and tape produced thereby
KR100792555B1 (en) Improved bonding structure of pattern electrodes and method for bonding the same
JP3238256B2 (en) Semiconductor device, image sensor device, and manufacturing method thereof
JPH03222339A (en) Connection of semiconductor device
JPS6360540A (en) Manufacture of connecting terminal
JPS57165275A (en) Thermal head device
JPH06177208A (en) Flip chip jointing structure