JPS59125438A - 複数のデ−タ語のうちで最小または最大のデ−タ語を決定する方法 - Google Patents

複数のデ−タ語のうちで最小または最大のデ−タ語を決定する方法

Info

Publication number
JPS59125438A
JPS59125438A JP58216453A JP21645383A JPS59125438A JP S59125438 A JPS59125438 A JP S59125438A JP 58216453 A JP58216453 A JP 58216453A JP 21645383 A JP21645383 A JP 21645383A JP S59125438 A JPS59125438 A JP S59125438A
Authority
JP
Japan
Prior art keywords
line
signal
bit
data
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58216453A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0374416B2 (cg-RX-API-DMAC10.html
Inventor
セ・ジユン・ホング
ラヴインドラ・ネイル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS59125438A publication Critical patent/JPS59125438A/ja
Publication of JPH0374416B2 publication Critical patent/JPH0374416B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values
    • G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30021—Compare instructions, e.g. Greater-Than, Equal-To, MINMAX

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP58216453A 1982-12-30 1983-11-18 複数のデ−タ語のうちで最小または最大のデ−タ語を決定する方法 Granted JPS59125438A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/454,813 US4539549A (en) 1982-12-30 1982-12-30 Method and apparatus for determining minimum/maximum of multiple data words
US454813 1982-12-30

Publications (2)

Publication Number Publication Date
JPS59125438A true JPS59125438A (ja) 1984-07-19
JPH0374416B2 JPH0374416B2 (cg-RX-API-DMAC10.html) 1991-11-26

Family

ID=23806223

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58216453A Granted JPS59125438A (ja) 1982-12-30 1983-11-18 複数のデ−タ語のうちで最小または最大のデ−タ語を決定する方法

Country Status (4)

Country Link
US (1) US4539549A (cg-RX-API-DMAC10.html)
EP (1) EP0112982B1 (cg-RX-API-DMAC10.html)
JP (1) JPS59125438A (cg-RX-API-DMAC10.html)
DE (1) DE3381062D1 (cg-RX-API-DMAC10.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5057644A (en) * 1990-10-31 1991-10-15 Shell Oil Company Process for the purification of alpha olefins
JP2008217065A (ja) * 2007-02-28 2008-09-18 Ricoh Co Ltd データ処理装置

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61122747A (ja) * 1984-11-14 1986-06-10 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション デ−タ処理装置
US4755960A (en) * 1985-06-20 1988-07-05 Tektronix, Inc. Waveform data compressing circuit
US4748579A (en) * 1985-08-14 1988-05-31 Gte Laboratories Incorporated Method and circuit for performing discrete transforms
US4789956A (en) * 1985-10-16 1988-12-06 Harris Corp. Maximum negative number detector
US4734876A (en) * 1985-12-18 1988-03-29 Motorola, Inc. Circuit for selecting one of a plurality of exponential values to a predetermined base to provide a maximum value
AU606559B2 (en) * 1987-12-24 1991-02-07 Nec Corporation Circuit for comparing a plurality of binary inputs
AU624205B2 (en) * 1989-01-23 1992-06-04 General Electric Capital Corporation Variable length string matcher
US4998219A (en) * 1989-02-16 1991-03-05 Ail Systems, Inc. Method and apparatus for determining the greatest value of a binary number and for minimizing any uncertainty associated with the determination
US5023826A (en) * 1990-01-11 1991-06-11 Bull Hn Information Systems Inc. Apparatus for skipping arithmetic calculations involving leading zeros
US5440753A (en) * 1992-11-13 1995-08-08 Motorola, Inc. Variable length string matcher
US5717947A (en) * 1993-03-31 1998-02-10 Motorola, Inc. Data processing system and method thereof
JP2591463B2 (ja) * 1993-12-27 1997-03-19 日本電気株式会社 リミッタ装置
US5515306A (en) * 1995-02-14 1996-05-07 Ibm Processing system and method for minimum/maximum number determination
US6341296B1 (en) * 1998-04-28 2002-01-22 Pmc-Sierra, Inc. Method and apparatus for efficient selection of a boundary value
US6446101B1 (en) * 1998-09-01 2002-09-03 Siemens Aktiengesellschaft Apparatus for fast determination of a prescribable number of highest value signals
EP1115056B1 (en) * 2000-01-06 2007-06-13 International Business Machines Corporation Method and circuits for performing a quick search of the minimum/maximum value among a set of numbers
US6769005B1 (en) * 2001-02-13 2004-07-27 Silicon Access Networks Method and apparatus for priority resolution
US7430574B2 (en) * 2004-06-24 2008-09-30 Intel Corporation Efficient execution and emulation of bit scan operations
DE112008000213T5 (de) * 2008-08-05 2009-11-19 Verigy (Singapore) Pte. Ltd. Verfahren und Vorrichtung zum Bestimmen eines Minimums/Maximums einer Mehrzahl von Binärwerten
US10296612B2 (en) * 2015-09-29 2019-05-21 At&T Mobility Ii Llc Sorting system
RU2682399C2 (ru) * 2016-12-08 2019-03-19 Частное образовательное учреждение высшего образования "ЮЖНЫЙ УНИВЕРСИТЕТ (ИУБиП)" Способ и устройство нахождения наибольшего и наименьшего элементов массива методом дешифрации данных

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4007439A (en) * 1975-08-18 1977-02-08 Burroughs Corporation Select high/low register method and apparatus
CA1166706A (en) * 1981-06-23 1984-05-01 Ernst A. Munter Comparator circuit and method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5057644A (en) * 1990-10-31 1991-10-15 Shell Oil Company Process for the purification of alpha olefins
JP2008217065A (ja) * 2007-02-28 2008-09-18 Ricoh Co Ltd データ処理装置

Also Published As

Publication number Publication date
EP0112982A3 (en) 1987-05-27
US4539549A (en) 1985-09-03
EP0112982B1 (en) 1990-01-03
JPH0374416B2 (cg-RX-API-DMAC10.html) 1991-11-26
EP0112982A2 (en) 1984-07-11
DE3381062D1 (de) 1990-02-08

Similar Documents

Publication Publication Date Title
JPH0374416B2 (cg-RX-API-DMAC10.html)
US9043590B2 (en) Reducing peak current in memory systems
US3760355A (en) Digital pattern detector
US4488218A (en) Dynamic priority queue occupancy scheme for access to a demand-shared bus
US9779803B1 (en) Memory circuit with write-bypass portion
US2978680A (en) Precession storage delay circuit
JP2003208353A (ja) バンク衝突回避機能を備える動的ランダムアクセスメモリシステム
US8773928B2 (en) Command latency systems and methods
KR20100012807A (ko) 내장형 ｄｒａｍ을 위한 리프레시 제어기 및 리프레시 제어 방법
TWI261191B (en) Pipe latch circuit for outputting data with high speed
JPH0359634B2 (cg-RX-API-DMAC10.html)
KR20240178809A (ko) 메모리 컨트롤러 및 이를 포함하는 메모리 시스템
EP0901129B1 (en) Content addressable memory system
US10536165B1 (en) Programmable bit alignment at serial-to-parallel stage of SerDes
US5132967A (en) Single competitor arbitration scheme for common bus
RU2179737C1 (ru) Способ обслуживания разноприоритетных запросов абонентов вычислительной системы и устройство, его реализующее
RU2480823C1 (ru) Устройство поиска информации
US5491803A (en) Response resolver for associative memories and parallel processors
US20250139024A1 (en) Memory system and a method for transmitting data through a command address bus
SU1043649A1 (ru) Устройство дл программного управлени синхронно-асинхронными приемопередатчиками
JPH0485649A (ja) バス要求優先度処理制御方式
SU1727213A1 (ru) Устройство управлени доступом к общему каналу св зи
JPH07105133B2 (ja) Ｆｉｆｏ型メモリ装置
SU962931A1 (ru) Генератор псевдослучайных чисел
SU1195435A1 (ru) Устройство задержки импульсов