JPS59103417A - 遅延装置 - Google Patents
遅延装置Info
- Publication number
- JPS59103417A JPS59103417A JP21273682A JP21273682A JPS59103417A JP S59103417 A JPS59103417 A JP S59103417A JP 21273682 A JP21273682 A JP 21273682A JP 21273682 A JP21273682 A JP 21273682A JP S59103417 A JPS59103417 A JP S59103417A
- Authority
- JP
- Japan
- Prior art keywords
- digital
- analog
- signal
- output
- analog converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 claims abstract description 4
- 230000003111 delayed effect Effects 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 102100031584 Cell division cycle-associated 7-like protein Human genes 0.000 abstract 2
- 101000777638 Homo sapiens Cell division cycle-associated 7-like protein Proteins 0.000 abstract 2
- 238000010586 diagram Methods 0.000 description 18
- 241000690776 Hassar Species 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Networks Using Active Elements (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21273682A JPS59103417A (ja) | 1982-12-06 | 1982-12-06 | 遅延装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21273682A JPS59103417A (ja) | 1982-12-06 | 1982-12-06 | 遅延装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59103417A true JPS59103417A (ja) | 1984-06-14 |
JPS6366447B2 JPS6366447B2 (enrdf_load_stackoverflow) | 1988-12-20 |
Family
ID=16627578
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21273682A Granted JPS59103417A (ja) | 1982-12-06 | 1982-12-06 | 遅延装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59103417A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002218750A (ja) * | 2001-01-12 | 2002-08-02 | Matsushita Electric Works Ltd | 電力変換装置 |
-
1982
- 1982-12-06 JP JP21273682A patent/JPS59103417A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002218750A (ja) * | 2001-01-12 | 2002-08-02 | Matsushita Electric Works Ltd | 電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6366447B2 (enrdf_load_stackoverflow) | 1988-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4222107A (en) | Method and apparatus for automatically calibrating a digital to analog converter | |
US5361067A (en) | Digital linearization calibration for analog to digital converter | |
EP0698315B1 (en) | Algorithmic a/d converter with digitally calibrated output | |
US4129863A (en) | Weighted capacitor analog/digital converting apparatus and method | |
US4896155A (en) | Method and apparatus for self-calibration of subranging A/D converter | |
US4580126A (en) | Method of testing analog/digital converter and structure of analog/digital converter suited for the test | |
JP3130528B2 (ja) | ディジタル・アナログ変換器 | |
JPH0348700B2 (enrdf_load_stackoverflow) | ||
US4490713A (en) | Microprocessor supervised analog-to-digital converter | |
US5047769A (en) | Methods of correcting data conversion/transfer errors in a vibratory energy imaging system utilizing a plurality of channels | |
CA2039697C (en) | Digital-to-analog converter | |
US6140949A (en) | Trimming algorithm for pipeline A/D converter using integrated non-linearity measurement | |
EP0251758A2 (en) | Digital-to-analog conversion system | |
JPS59103417A (ja) | 遅延装置 | |
US6940444B1 (en) | Domino asynchronous successive approximation ADC | |
US5047771A (en) | Apparatus for implementation of desired input/output function in an electronic system having a plurality of channels | |
WO1981000653A1 (en) | Cyclic digital-to-analog conversion system | |
JPH04268824A (ja) | アナログ−ディジタル変換器 | |
KR20180023261A (ko) | 오프셋 보정이 적용된 아날로그-디지털 데이터 변환기 및 보정방법 | |
JPH0526372B2 (enrdf_load_stackoverflow) | ||
JPS60182220A (ja) | アナログ・デイジタル変換装置 | |
SU1539706A1 (ru) | Цифрова сейсмическа станци | |
SU1330758A1 (ru) | Устройство аналого-цифрового преобразовани | |
JPH02181525A (ja) | 温度補償型利得設定制御装置 | |
Leme et al. | Error detection and analysis in self-testing data conversion systems employing charge-redistribution techniques |