JPS5873264A - 符号パルスの波形調整方式 - Google Patents
符号パルスの波形調整方式Info
- Publication number
- JPS5873264A JPS5873264A JP56171499A JP17149981A JPS5873264A JP S5873264 A JPS5873264 A JP S5873264A JP 56171499 A JP56171499 A JP 56171499A JP 17149981 A JP17149981 A JP 17149981A JP S5873264 A JPS5873264 A JP S5873264A
- Authority
- JP
- Japan
- Prior art keywords
- code
- pulse
- mark
- waveform
- pulse width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Optical Communication System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56171499A JPS5873264A (ja) | 1981-10-28 | 1981-10-28 | 符号パルスの波形調整方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56171499A JPS5873264A (ja) | 1981-10-28 | 1981-10-28 | 符号パルスの波形調整方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5873264A true JPS5873264A (ja) | 1983-05-02 |
| JPH037174B2 JPH037174B2 (https=) | 1991-01-31 |
Family
ID=15924226
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56171499A Granted JPS5873264A (ja) | 1981-10-28 | 1981-10-28 | 符号パルスの波形調整方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5873264A (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60141044A (ja) * | 1983-12-28 | 1985-07-26 | Nec Corp | 半導体レ−ザの周波数変調方法 |
| JPH01309446A (ja) * | 1988-06-07 | 1989-12-13 | Yamatake Honeywell Co Ltd | 回線シミュレータ |
-
1981
- 1981-10-28 JP JP56171499A patent/JPS5873264A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60141044A (ja) * | 1983-12-28 | 1985-07-26 | Nec Corp | 半導体レ−ザの周波数変調方法 |
| JPH01309446A (ja) * | 1988-06-07 | 1989-12-13 | Yamatake Honeywell Co Ltd | 回線シミュレータ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH037174B2 (https=) | 1991-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900017389A (ko) | 텔레비젼 수상기 | |
| KR100243799B1 (ko) | 비디오 신호의 기수/우수 필드 검출기 | |
| US4347617A (en) | Asynchronous transmission system for binary-coded information | |
| CN107918535A (zh) | 一种在fpga上实现的亚稳态真随机数发生器 | |
| US20120026019A1 (en) | Driving circuit of light emitting diode, decoding circuit and decoding method thereof | |
| JPH0789133B2 (ja) | ジッタ・タイミング測定方法 | |
| JPS57132461A (en) | Converter for binary data code | |
| JPS5873264A (ja) | 符号パルスの波形調整方式 | |
| JPH07131448A (ja) | 位相比較回路 | |
| EP0389874B1 (en) | Phase shift circuit and repeater using the same | |
| KR0175973B1 (ko) | 선정된 극성의 비디오 동기 신호를 제공하는 방법 및 장치 | |
| JPS59139518A (ja) | 光電スイツチ | |
| JP2988042B2 (ja) | ドットクロック再生回路 | |
| JPS59171230A (ja) | 擬似誤り率測定回路 | |
| JPS62274948A (ja) | フレーム同期装置 | |
| JP3108542B2 (ja) | 位相調整回路 | |
| US10720910B1 (en) | Eye diagram observation device | |
| KR960010187B1 (ko) | 클램프 신호 지연회로 | |
| JP2834461B2 (ja) | 波形整形回路 | |
| KR20010069082A (ko) | 디지탈 티브이의 프레임 레이트 검출 장치 | |
| KR950004542Y1 (ko) | 서브코드 인터페이스 회로 | |
| KR920005363B1 (ko) | Cmi(ⅱ) 복호기 | |
| KR960016221A (ko) | 기가비트급 클럭 추출용 엔알지 투 피알지(NRZ-to-PRZ) 신호변환장치 | |
| AU5743686A (en) | Circuit arrangements for recovering the clock rate of an isochronous binary signal | |
| JPH05181445A (ja) | 水平同期信号極性判別回路 |