JPS586691Y2 - マルチペン - Google Patents

マルチペン

Info

Publication number
JPS586691Y2
JPS586691Y2 JP1976024572U JP2457276U JPS586691Y2 JP S586691 Y2 JPS586691 Y2 JP S586691Y2 JP 1976024572 U JP1976024572 U JP 1976024572U JP 2457276 U JP2457276 U JP 2457276U JP S586691 Y2 JPS586691 Y2 JP S586691Y2
Authority
JP
Japan
Prior art keywords
pen
main body
lead wire
board
spacing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1976024572U
Other languages
English (en)
Japanese (ja)
Other versions
JPS52116232U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
松男 高橋
三郎 鈴木
Original Assignee
株式会社光電製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社光電製作所 filed Critical 株式会社光電製作所
Priority to JP1976024572U priority Critical patent/JPS586691Y2/ja
Publication of JPS52116232U publication Critical patent/JPS52116232U/ja
Application granted granted Critical
Publication of JPS586691Y2 publication Critical patent/JPS586691Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Dot-Matrix Printers And Others (AREA)
  • Electronic Switches (AREA)
  • Recording Measured Values (AREA)
  • Electrophotography Using Other Than Carlson'S Method (AREA)
  • Facsimile Heads (AREA)
  • Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)
JP1976024572U 1976-03-01 1976-03-01 マルチペン Expired JPS586691Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1976024572U JPS586691Y2 (ja) 1976-03-01 1976-03-01 マルチペン

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1976024572U JPS586691Y2 (ja) 1976-03-01 1976-03-01 マルチペン

Publications (2)

Publication Number Publication Date
JPS52116232U JPS52116232U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1977-09-03
JPS586691Y2 true JPS586691Y2 (ja) 1983-02-04

Family

ID=28484442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1976024572U Expired JPS586691Y2 (ja) 1976-03-01 1976-03-01 マルチペン

Country Status (1)

Country Link
JP (1) JPS586691Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5310385B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-05-02 1978-04-13
JPS5437197B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-08-08 1979-11-13

Also Published As

Publication number Publication date
JPS52116232U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1977-09-03

Similar Documents

Publication Publication Date Title
KR100616479B1 (ko) 반도체 장치 및 그 제조방법, 회로기판 및 플렉시블 기판
CA1300282C (en) Wire bonds and electrical contacts of an integrated circuit device
KR950008238B1 (ko) 겹친 금속배선을 갖는 반도체 패키지 및 그 방법
EP0458092A2 (en) Curved array ultrasonic transducer assembly and its method of manufacture
US4839713A (en) Package structure for semiconductor device
JPS586691Y2 (ja) マルチペン
US6465876B1 (en) Semiconductor device and lead frame therefor
JP2553870B2 (ja) シ−ルド付きテ−プ電線の製造方法
JP4554116B2 (ja) 多重導体の相互接続
JP2819811B2 (ja) フレキシブル基板
JP2782870B2 (ja) リードフレーム
JP4196313B2 (ja) 可撓性電極帯と基板との接続方法及び接続構造
JPS628019B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0142020Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3665609B2 (ja) 半導体装置及びその半導体装置を複数個実装した半導体装置ユニット
JP4572375B2 (ja) 半導体装置の製造方法
JPS597941B2 (ja) 超音波探触子の製造方法
JP2532424Y2 (ja) ヒートシールコネクタ
JP4484072B2 (ja) 半導体装置、回路基板及び半導体装置の製造方法
JPS6115587B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6120780Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0312527Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3768611B2 (ja) センサ構造
JP2023071362A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0634437B2 (ja) 基板接続構造