JPS586465U - sink tip clamp circuit - Google Patents
sink tip clamp circuitInfo
- Publication number
- JPS586465U JPS586465U JP9917081U JP9917081U JPS586465U JP S586465 U JPS586465 U JP S586465U JP 9917081 U JP9917081 U JP 9917081U JP 9917081 U JP9917081 U JP 9917081U JP S586465 U JPS586465 U JP S586465U
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- clamp circuit
- emitter
- collector
- sync
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Picture Signal Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のシンクチップクランプ回路を示す回路図
、第２図はトランジスタの飽和電流対コレクタ・エミッ
タ間電位差の特性図、第３図はこの考案の一実施例を示
す回路図である。
Ｔｒ１〜Ｔｒ５・・・・・・トランジスタ、２１・・・
・・・基準電圧源、２２． ２４． ２６． ２７．
３０・・・・・・抵抗。FIG. 1 is a circuit diagram showing a conventional sync tip clamp circuit, FIG. 2 is a characteristic diagram of saturation current of a transistor versus collector-emitter potential difference, and FIG. 3 is a circuit diagram showing an embodiment of this invention. Tr1 to Tr5...Transistor, 21...
...Reference voltage source, 22. 24. 26. 27.
30...Resistance.
Claims (1)
ンクチップクランプ回路において、同期信号をそれぞれ
ベース入力とする第１、第２、第３、第４のトランジス
タを有し、第１、第２トランジスタの共通コレクタが第
１の抵抗を介して電′源に接続され、第３、第４のトラ
ンジスタの共通エミッタが第２の抵抗を介して接地され
、前記第１のトランジスタのエミッタと第３のトランジ
スタのコレクタとの接続部に基準電源が接続され、前記
第２のトランジスタのエミッタと第４のトランジスタの
コレクタの接続部が結合容量を介して前記信号の入力端
子に接続されるとともに第５のトランジスタのベースに
接続されてなることを特徴としたシックチップクランプ
回路。A sync tip clamp circuit that fixes the sync tip level of a signal including a sync signal includes first, second, third, and fourth transistors whose base inputs are the sync signal, and A common collector is connected to a power supply via a first resistor, a common emitter of the third and fourth transistors is grounded via a second resistor, and the emitter of the first transistor and the third transistor are connected to each other. A reference power supply is connected to a connection point between the emitter of the second transistor and the collector of the fourth transistor, and a connection point between the emitter of the second transistor and the collector of the fourth transistor is connected to the signal input terminal via a coupling capacitance, and a fifth transistor A thick chip clamp circuit characterized by being connected to the base of.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9917081U JPS586465U (en) | 1981-07-03 | 1981-07-03 | sink tip clamp circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9917081U JPS586465U (en) | 1981-07-03 | 1981-07-03 | sink tip clamp circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS586465U true JPS586465U (en) | 1983-01-17 |
Family
ID=29893912
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9917081U Pending JPS586465U (en) | 1981-07-03 | 1981-07-03 | sink tip clamp circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS586465U (en) |
-
1981
- 1981-07-03 JP JP9917081U patent/JPS586465U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS586465U (en) | sink tip clamp circuit | |
| JPS59127367U (en) | clamp circuit | |
| JPS582018U (en) | power circuit | |
| JPS5999636U (en) | Excessive input voltage protection circuit | |
| JPS6052716U (en) | current circuit | |
| JPS58173916U (en) | oscillation circuit | |
| JPS5834433U (en) | AFT signal detection circuit | |
| JPS611930U (en) | ECL circuit | |
| JPS6079820U (en) | current mirror circuit | |
| JPS6135468U (en) | clamp circuit | |
| JPS6030635U (en) | flip flop circuit | |
| JPS6082817U (en) | Muting circuit | |
| JPS59195818U (en) | temperature compensation circuit | |
| JPS6085475U (en) | clamp circuit | |
| JPS5811330U (en) | Waveform shaping circuit | |
| JPS58186632U (en) | Waveform shaping circuit | |
| JPS6019233U (en) | switch circuit | |
| JPS6053065U (en) | voltage comparison circuit | |
| JPS5963718U (en) | constant current circuit | |
| JPS5866712U (en) | Muting circuit | |
| JPS60150811U (en) | buffer circuit | |
| JPS5826209U (en) | bias circuit | |
| JPS58129518U (en) | constant current circuit | |
| JPS58164340U (en) | Signal switching circuit | |
| JPS5861527U (en) | signal gain control circuit |