JPS58502071A - プロセッサの並行ネットワ−クにおけるセレクタ・スイッチ - Google Patents

プロセッサの並行ネットワ−クにおけるセレクタ・スイッチ

Info

Publication number
JPS58502071A
JPS58502071A JP83500317A JP50031783A JPS58502071A JP S58502071 A JPS58502071 A JP S58502071A JP 83500317 A JP83500317 A JP 83500317A JP 50031783 A JP50031783 A JP 50031783A JP S58502071 A JPS58502071 A JP S58502071A
Authority
JP
Japan
Prior art keywords
signal
clear
output
data
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP83500317A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6338734B2 (cg-RX-API-DMAC7.html
Inventor
ボルトン・ブレント・セシル
ヘイゲンマイア−・カ−ル・フレドリツク・ジユニア
ロ−グスドン・ゲアリ−・リ−
ウイルソン・ジエシ−・ルドルフ
Original Assignee
バロ−ス・コ−ポレ−ション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by バロ−ス・コ−ポレ−ション filed Critical バロ−ス・コ−ポレ−ション
Publication of JPS58502071A publication Critical patent/JPS58502071A/ja
Publication of JPS6338734B2 publication Critical patent/JPS6338734B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP83500317A 1981-12-10 1982-12-06 プロセッサの並行ネットワ−クにおけるセレクタ・スイッチ Granted JPS58502071A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US06/329,423 US4498133A (en) 1981-12-10 1981-12-10 Selector switch for a concurrent network of processors
US329423 1981-12-10
PCT/US1982/001706 WO1983002181A1 (en) 1981-12-10 1982-12-06 A selector switch for a concurrent network of processors

Publications (2)

Publication Number Publication Date
JPS58502071A true JPS58502071A (ja) 1983-12-01
JPS6338734B2 JPS6338734B2 (cg-RX-API-DMAC7.html) 1988-08-02

Family

ID=23285318

Family Applications (1)

Application Number Title Priority Date Filing Date
JP83500317A Granted JPS58502071A (ja) 1981-12-10 1982-12-06 プロセッサの並行ネットワ−クにおけるセレクタ・スイッチ

Country Status (5)

Country Link
US (1) US4498133A (cg-RX-API-DMAC7.html)
EP (1) EP0081819B1 (cg-RX-API-DMAC7.html)
JP (1) JPS58502071A (cg-RX-API-DMAC7.html)
DE (1) DE3279869D1 (cg-RX-API-DMAC7.html)
WO (1) WO1983002181A1 (cg-RX-API-DMAC7.html)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8333519D0 (en) * 1983-12-16 1984-01-25 Gen Electric Co Plc Data signal switching systems
US4985832A (en) * 1986-09-18 1991-01-15 Digital Equipment Corporation SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors
US6108763A (en) * 1986-09-18 2000-08-22 Grondalski; Robert S. Simultaneous parity generating/reading circuit for massively parallel processing systems
US5230079A (en) * 1986-09-18 1993-07-20 Digital Equipment Corporation Massively parallel array processing system with processors selectively accessing memory module locations using address in microword or in address register
US5146606A (en) * 1986-09-18 1992-09-08 Digital Equipment Corporation Systems for interconnecting and configuring plurality of memory elements by control of mode signals
US5010477A (en) * 1986-10-17 1991-04-23 Hitachi, Ltd. Method and apparatus for transferring vector data between parallel processing system with registers & logic for inter-processor data communication independents of processing operations
US5113502A (en) * 1986-11-20 1992-05-12 Allen-Bradley Company, Inc. Method and apparatus for saving and performing industrial control commands
US4891751A (en) * 1987-03-27 1990-01-02 Floating Point Systems, Inc. Massively parallel vector processing computer
US5070446A (en) * 1988-11-13 1991-12-03 Thinking Machines Corporation Method of simulating a hexagonal array of computer processors and/or memories
US4974190A (en) * 1988-12-05 1990-11-27 Digital Equipment Corporation Pass-through and isolation switch
US5590345A (en) * 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
US5794059A (en) * 1990-11-13 1998-08-11 International Business Machines Corporation N-dimensional modified hypercube
US5630162A (en) * 1990-11-13 1997-05-13 International Business Machines Corporation Array processor dotted communication network based on H-DOTs
US5828894A (en) * 1990-11-13 1998-10-27 International Business Machines Corporation Array processor having grouping of SIMD pickets
US5765015A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Slide network for an array processor
US5963745A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation APAP I/O programmable router
US5752067A (en) * 1990-11-13 1998-05-12 International Business Machines Corporation Fully scalable parallel processing system having asynchronous SIMD processing
US5617577A (en) * 1990-11-13 1997-04-01 International Business Machines Corporation Advanced parallel array processor I/O connection
US5625836A (en) * 1990-11-13 1997-04-29 International Business Machines Corporation SIMD/MIMD processing memory element (PME)
US5765012A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library
US5815723A (en) * 1990-11-13 1998-09-29 International Business Machines Corporation Picket autonomy on a SIMD machine
US5734921A (en) * 1990-11-13 1998-03-31 International Business Machines Corporation Advanced parallel array processor computer package
US5809292A (en) * 1990-11-13 1998-09-15 International Business Machines Corporation Floating point for simid array machine
US5966528A (en) * 1990-11-13 1999-10-12 International Business Machines Corporation SIMD/MIMD array processor with vector processing
US5588152A (en) * 1990-11-13 1996-12-24 International Business Machines Corporation Advanced parallel processor including advanced support hardware
US5963746A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation Fully distributed processing memory element
DE69131272T2 (de) * 1990-11-13 1999-12-09 International Business Machines Corp., Armonk Paralleles Assoziativprozessor-System
US5765011A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
US5594918A (en) * 1991-05-13 1997-01-14 International Business Machines Corporation Parallel computer system providing multi-ported intelligent memory
JP2642039B2 (ja) * 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション アレイ・プロセッサ
US5598568A (en) * 1993-05-06 1997-01-28 Mercury Computer Systems, Inc. Multicomputer memory access architecture
JP3483284B2 (ja) * 1993-12-28 2004-01-06 富士通株式会社 並列プロセッサシステム用ネットワークサブ装置および並列プロセッサシステム用ネットワーク装置
JP2886093B2 (ja) * 1994-07-28 1999-04-26 株式会社日立製作所 障害処理方法および情報処理システム

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3810105A (en) * 1967-10-26 1974-05-07 Xerox Corp Computer input-output system
US3962706A (en) * 1974-03-29 1976-06-08 Massachusetts Institute Of Technology Data processing apparatus for highly parallel execution of stored programs
JPS547252A (en) * 1977-06-20 1979-01-19 Hitachi Ltd Program control system
US4161718A (en) * 1977-06-20 1979-07-17 Motorola Israel Ltd. Supervisory control system
US4231087A (en) * 1978-10-18 1980-10-28 Bell Telephone Laboratories, Incorporated Microprocessor support system
US4307446A (en) * 1979-05-02 1981-12-22 Burroughs Corporation Digital communication networks employing speed independent switches
US4237447A (en) * 1979-05-02 1980-12-02 Burroughs Corporation Speed independent selector switch for digital communication networks
US4365313A (en) * 1980-04-11 1982-12-21 Sony Corporation Cue control apparatus
US4320386A (en) * 1980-07-30 1982-03-16 General Electric Company Selection and power reset circuit
US4412285A (en) * 1981-04-01 1983-10-25 Teradata Corporation Multiprocessor intercommunication system and method
JPS588359A (ja) * 1981-07-07 1983-01-18 バロース　コーポレーション 還元プロセサの同時処理回路網および処理方法
US4451898A (en) * 1981-11-09 1984-05-29 Hewlett-Packard Company Asynchronous interface message transmission using source and receive devices

Also Published As

Publication number Publication date
EP0081819B1 (en) 1989-08-09
EP0081819A3 (en) 1986-01-15
US4498133A (en) 1985-02-05
JPS6338734B2 (cg-RX-API-DMAC7.html) 1988-08-02
WO1983002181A1 (en) 1983-06-23
DE3279869D1 (en) 1989-09-14
EP0081819A2 (en) 1983-06-22

Similar Documents

Publication Publication Date Title
JPS58502071A (ja) プロセッサの並行ネットワ−クにおけるセレクタ・スイッチ
US6993032B1 (en) Buffer arrangements to support differential link distances at full bandwidth
EP0018755B1 (en) Digital communication networks employing speed independent switches
EP0169208B1 (en) Self-routing packet switching network
EP0104802A2 (en) Five port module as a node in an asynchronous speed independent network of concurrent processors
US5450330A (en) Diagnostic circuitry
EP0018756B1 (en) Speed independent arbiter switch for digital communication networks
JPH02148354A (ja) ネットワーク通信システム及び方法
JPS6340383B2 (cg-RX-API-DMAC7.html)
US4488151A (en) Arbiter switch for a concurrent network of processors
US4276611A (en) Device for the control of data flows
EP0104801B1 (en) Four way arbiter switch for a five port module as a node in an asynchronous speed independent network of concurrent processors
US5802331A (en) Data processing system comprising an asynchronously controlled pipeline
US4307378A (en) Four-wire speed independent selector switch for digital communication networks
EP0104796A2 (en) Four way selector switch for a five port module as a node in an asynchronous speed independent network of concurrent processors
Paranjpe et al. Modular implementation of interconnecting networks in vlsi
JP3548948B2 (ja) クロスバスイッチ
JPS595377A (ja) 複合計算機の接続方式
JPS6160042A (ja) ノ−ドの配列順序識別方式
JPH0253982B2 (cg-RX-API-DMAC7.html)
GB2326066A (en) A communication network using correlation of two signals arriving at a node
JPH1021201A (ja) 入出力検証方法
JPH0253983B2 (cg-RX-API-DMAC7.html)
KR920013159A (ko) 인터커넥션 네트워크 스위칭소자
JPH0352057A (ja) 並列計算機構成方式