JPS5844729A - ボンデイングワイヤをもつ半導体装置 - Google Patents

ボンデイングワイヤをもつ半導体装置

Info

Publication number
JPS5844729A
JPS5844729A JP56142246A JP14224681A JPS5844729A JP S5844729 A JPS5844729 A JP S5844729A JP 56142246 A JP56142246 A JP 56142246A JP 14224681 A JP14224681 A JP 14224681A JP S5844729 A JPS5844729 A JP S5844729A
Authority
JP
Japan
Prior art keywords
bonding
wire
diameter
semiconductor device
wires
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56142246A
Other languages
English (en)
Inventor
Hiroshi Mochizuki
望月 博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP56142246A priority Critical patent/JPS5844729A/ja
Publication of JPS5844729A publication Critical patent/JPS5844729A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905Shape
    • H01L2224/49051Connectors having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49112Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 本発明は、電気的接続手段としてボンディングワイヤを
使用する半導体装置に関する。
半導体装置のベレット面からリードフレームに電気的接
続をさせる場合、AuワイヤやAlワイヤ等のボンディ
ングワイヤを用いている。そしてこのワイヤボンディン
グを1工程で行なうために、複数個所のワイヤ結線のす
べてについて必ず1種類のワイヤ径のボンディングワイ
ヤを使用している。例えば、電力用ICの場合、大電流
が流れるパワ一段部の電気的機械的接続のために十分な
容量強度をもつ大径のボンディングワイヤを、それ以外
の接続についても使用するか、又は小電流の接続に適当
な小径のボンディングワイヤをパワ一段部の接続に複数
本まとめて使用するかしている。
しかしながら、複数個所のワイヤ結線をする場合、電気
的機械的にワイヤ径を統一することは必ずしも必要でな
いことが多い。したがって、必要としない個所に大径の
ボンディングワイヤを使用するのは、Au等貴金属が高
騰している中でコスト低減の面に問題であり、大電流が
流れる個所に複数本のボンディングワイヤを使用するの
は、高集積化高信頼性化の面で問題である。
本発明者は上記問題を解決する半導体装置として、ボン
ディングワイヤを、ペレット上に設けた′ポンディング
パッドからの電気的接続手段とする半導体装置において
、複数の上記ボンディングワイヤを、少なくとも2種類
のワイヤ径のものどじ、かつ各上記ポンディングパッド
の面積を、そこに使用したボンディングワイヤのワイヤ
径に夫々対応させることを特徴とする半導体装置を提案
する。
以下図面に示した一実施例に従い本発明の詳細な説明す
る。
本発明の半導体装置のワイヤボンディングは、第1図に
示すように、半導体ペレット1からパッケージ導体部3
へ、゛大電流が流れる電極部6からは大径のボンディン
グワイヤ4によって、小電流が流れる電極部7からは小
径のボンディングワイヤ5によって電気的に接続される
。半導体ペレット1は、1リードフレーム等のベッド部
2の上に上向きに固定されていればよい。そして半導体
ペレットの電極部6,7は、Au表層の電極やAI電極
が多用され、場合に応じAg表層の電極、Au−Pd若
しくはAg −Ptの厚膜導体等を使用したものでもよ
い。
ワイヤボンディングの方法には、熱圧着法、超音波ボン
ディング法、サーモソニックボンディング法、抵抗溶接
法、レーザ溶接法、はんだ付は法の方法にも適用するこ
とができる。使用するボンディングワイヤは、いずれの
方法の場合でも、Au又はAIの7.5〜250μm径
の細卵が用いられ、特に25 、30 、38 、45
 、50μmなどの径のものが規格化されている。
第1図の電力用ICに用いたボンディングワイヤは、パ
ワ一段部については50・μm径Au @ 4を、その
他小電流部には25μm径Au線5を使用した。
このように少くとも2種類のワイヤ径のAu線をワイヤ
ボンディングするには、2台のボンダを順次通過させる
か或は2ヘツドのボンダを使用するかしてボンディング
することができる。
50μm径Au線は、溶断電流が約1.4Aと容量が大
きく、また熱圧着させるペレット上のボンディングパッ
ド6の所要面積は約150μm平方であって単位電流量
に対する所要ポンディングパッド面積は狭くてすむが、
破断強度や伸びは機械的定格に対して過剰に高く、また
25 pm径Au線に比較して約4倍も重量がある。一
方25μm径Au線は、破断強度や伸びは機械的定格を
満たしており、溶断電流は約o、7Aと小電流用として
適当であるが、熱圧着させるポンディングパッド7の所
要面積は約100 pWI平方であって、単位電流量に
対する所要ポンディングパッド面積は50μm径Au線
よりもむしろ大きい。
そこで本発明は、電気的及び機械的定格に合わせてボン
ディングワイヤとして少なくとも2種類のワイヤ径のも
のを選択し、第2図のペレット1上に設けたポンディン
グパッドのように、ワイヤ径の大きなボンディングワイ
ヤ4に対応した面積のポンディングパッド6と、ワイヤ
径の小さいボンディングワイヤ5に対応した面積のポン
ディングパッド7とを設ける。このように設けたポンデ
ィングパッドの合計面積は、従来のように1種類のワイ
ヤ径のボンディングワイヤを用いたときに比べて、小面
積ですむ。
従って、本発明によれば、定格に合わせて合理的に少な
くとも2種類のワイヤ径のボンディングワイヤを用いる
から、高価なワイヤの重量を低減することができ、ポン
ディングパッドの合計面積縮少による装置の高密度化を
図ることができ、またポンディングパッドに各1本のボ
ンディングワイヤを接続するからポンディフグ点数減少
による装置の高信頼性化が達成できる。
【図面の簡単な説明】
第1図は本発明の実施例におけるワイヤボンディング局
部平面図、第2図は第1図のペレット上のポンディング
パッドの面積説明図である。 1・・・ペレット、4,5・・・ボンディングワイヤ、
6.7・・・ポンディングパッド。

Claims (1)

    【特許請求の範囲】
  1. 1 ボンディングワイヤを、ペレット上に設けたポンデ
    ィングパッドからの電気的接続手段とする半導体装置に
    ・おいて、複数の上記ボンディングワイヤを、少なくと
    も2種類のワイヤ径のものとし、かつ各上記ポンディン
    グパッドの面積を、そこに使用したボンディングワイヤ
    のワイヤ径に夫々対応させることを特徴とする半導体装
    置。
JP56142246A 1981-09-11 1981-09-11 ボンデイングワイヤをもつ半導体装置 Pending JPS5844729A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56142246A JPS5844729A (ja) 1981-09-11 1981-09-11 ボンデイングワイヤをもつ半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56142246A JPS5844729A (ja) 1981-09-11 1981-09-11 ボンデイングワイヤをもつ半導体装置

Publications (1)

Publication Number Publication Date
JPS5844729A true JPS5844729A (ja) 1983-03-15

Family

ID=15310838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56142246A Pending JPS5844729A (ja) 1981-09-11 1981-09-11 ボンデイングワイヤをもつ半導体装置

Country Status (1)

Country Link
JP (1) JPS5844729A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008211086A (ja) * 2007-02-27 2008-09-11 Renesas Technology Corp 半導体チップ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008211086A (ja) * 2007-02-27 2008-09-11 Renesas Technology Corp 半導体チップ

Similar Documents

Publication Publication Date Title
US5976964A (en) Method of improving interconnect of semiconductor device by utilizing a flattened ball bond
Chauhan et al. Copper wire bonding
US7489041B2 (en) Copper interconnect
US20030230796A1 (en) Stacked die semiconductor device
JP2002164437A (ja) ボンディングおよび電流配分を分散したパワー集積回路および方法
US4674671A (en) Thermosonic palladium lead wire bonding
US7265452B2 (en) System and method for increasing the strength of a bond made by a small diameter wire in ball bonding
US6854637B2 (en) Wirebonding insulated wire
US5124277A (en) Method of ball bonding to non-wire bonded electrodes of semiconductor devices
JPH0760839B2 (ja) 半導体装置
US8174104B2 (en) Semiconductor arrangement having specially fashioned bond wires
EP1367644A1 (en) Semiconductor electronic device and method of manufacturing thereof
JPS5844729A (ja) ボンデイングワイヤをもつ半導体装置
JP3997665B2 (ja) 半導体素子と回路基板との接続方法
US7265443B2 (en) Wire bonded semiconductor device having low inductance and noise
JP2806168B2 (ja) 樹脂封止型半導体装置
JPH1079466A (ja) 半導体装置
US20030052416A1 (en) Thick film circuit connection
JPS61147560A (ja) 半導体装置
JPH04151842A (ja) 半導体装置
JPH0455531B2 (ja)
JPS60160134A (ja) Hic
JPH0412620B2 (ja)
JPH0565051B2 (ja)
JPH07273143A (ja) 樹脂封止型半導体装置