JPS5837232U - Multi-range analog to digital converter - Google Patents
Multi-range analog to digital converterInfo
- Publication number
- JPS5837232U JPS5837232U JP12922781U JP12922781U JPS5837232U JP S5837232 U JPS5837232 U JP S5837232U JP 12922781 U JP12922781 U JP 12922781U JP 12922781 U JP12922781 U JP 12922781U JP S5837232 U JPS5837232 U JP S5837232U
- Authority
- JP
- Japan
- Prior art keywords
- digital converter
- voltage
- unknown voltage
- range
- unknown
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の多レンジアナログ・ディジタル変換器の
一例のブロック図、第２図は第１図の動作説明図、第３
図は本考案の多レンジアナログ・ディジタル変仲器の一
実施例のブロック図、第４図は第３図の動作説明図であ
る。
Ａ／Ｄ・・・２重積分形アナログ・ディジタル変換器、
ＴＳ・・・設定ロジック。Figure 1 is a block diagram of an example of a conventional multi-range analog-to-digital converter, Figure 2 is an explanatory diagram of the operation of Figure 1, and Figure 3 is a block diagram of an example of a conventional multi-range analog-to-digital converter.
The figure is a block diagram of an embodiment of the multi-range analog-to-digital converter of the present invention, and FIG. 4 is an explanatory diagram of the operation of FIG. 3. A/D...Double integral analog/digital converter,
TS...setting logic.
Claims (1)
逆の極性の基準電圧を積分器の出力が元のレベルに戻る
まで積分し、基準電圧を積分する期間クロックを計数し
て未知電圧をデイピタル信号に変換するようにした２重
積分形のアナログ・ディジタル変換器に、前記未知電圧
のレンジに応じてその未知電圧を積分する時間を可変さ
せる手段を設けたことを特徴とする多レンジアナログ・
ディジタル変換器。After the unknown voltage is integrated by an integrator, a reference voltage with the opposite polarity to the unknown voltage is integrated until the output of the integrator returns to the original level, and the unknown voltage is digitalized by counting clocks during the integration of the reference voltage. A multi-range analog/digital converter, characterized in that a double integration type analog/digital converter for converting into a signal is provided with means for varying the time for integrating the unknown voltage according to the range of the unknown voltage.
Digital converter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12922781U JPS5837232U (en) | 1981-08-31 | 1981-08-31 | Multi-range analog to digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12922781U JPS5837232U (en) | 1981-08-31 | 1981-08-31 | Multi-range analog to digital converter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5837232U true JPS5837232U (en) | 1983-03-10 |
Family
ID=29922900
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12922781U Pending JPS5837232U (en) | 1981-08-31 | 1981-08-31 | Multi-range analog to digital converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5837232U (en) |
-
1981
- 1981-08-31 JP JP12922781U patent/JPS5837232U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5837232U (en) | Multi-range analog to digital converter | |
| JPS5925841U (en) | Analog-digital conversion method | |
| JPS61201151U (en) | ||
| JPS5873648U (en) | analog digital converter | |
| JPS5840941U (en) | analog to digital converter | |
| JPS5823431U (en) | Integrator with non-contact reset circuit | |
| JPS6066132U (en) | AD conversion circuit | |
| JPS60148657U (en) | Analog multiplier for satellite installation | |
| JPS6013408U (en) | dimension measuring instrument | |
| JPS6022036U (en) | Analog-to-digital converter control circuit | |
| JPS6140800U (en) | Sample/hold circuit | |
| JPS6130868U (en) | Wave height measuring device | |
| JPS59140520U (en) | electronic volume | |
| JPS637823U (en) | ||
| JPS62127132U (en) | ||
| JPS59137642U (en) | Analog-to-digital converter | |
| JPS5814173U (en) | Peak hold circuit | |
| JPS60192542U (en) | AD converter | |
| JPS60114443U (en) | Analog-digital converter | |
| JPS5881655U (en) | comparison circuit | |
| JPS5854151U (en) | level detection circuit | |
| JPS6070024U (en) | signal converter | |
| JPS58166140U (en) | Pulse width conversion transmission device | |
| JPH0412720U (en) | ||
| JPS5927632U (en) | A/D converter |