JPS5831463A - Magnetic disk controller - Google Patents
Magnetic disk controllerInfo
- Publication number
- JPS5831463A JPS5831463A JP12966281A JP12966281A JPS5831463A JP S5831463 A JPS5831463 A JP S5831463A JP 12966281 A JP12966281 A JP 12966281A JP 12966281 A JP12966281 A JP 12966281A JP S5831463 A JPS5831463 A JP S5831463A
- Authority
- JP
- Japan
- Prior art keywords
- magnetic disk
- adder
- disk device
- address signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Indexing, Searching, Synchronizing, And The Amount Of Synchronization Travel Of Record Carriers (AREA)
Abstract
Description
【発明の詳細な説明】
本発明紘確気ディスク装置O制御装置に関し、*にシー
クアypvxto変換を行なって1つの磁気ディスタ装
置を仮想的に複数台O磁気ディスク装置が存在するかO
ように動作させるととOできる磁気ディスク制御装置に
関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a control device for a magnetic disk device, which performs seek-to-ypvxto conversion on * to virtually convert one magnetic disk device to a plurality of magnetic disk devices.
The present invention relates to a magnetic disk control device that can be operated as follows.
従来、1つの磁気ディスク装置に紘物理的に0シリンダ
0トラツクは凰りしか存在せず、コンピュータシステム
0ツートー−ド動作紘0トラックで行なう丸め、複数の
コンビエータシステムに紘そOシステム微分O1&気デ
ィスク装置が必要であった。Conventionally, one magnetic disk device physically has only a few 0 cylinder 0 tracks, and a computer system has rounding performed on 0 to 0 tracks, and multiple combiator systems have 0 cylinders and 0 tracks. A separate disk device was required.
本発明の目的は、磁気ディスク装置に複数個00シリン
10トラツクを仮想的にりくる仁とによ)、1つOW&
気ディスク装置で複数Oコンピュータシステム0f−)
冒−ド動作を行なわせ得るようにしえ臓気ディスク制御
装置を提供するとζろにある。It is an object of the present invention to virtually store multiple 00 cylinder 10 tracks in a magnetic disk device, one OW&
Multiple O computer system 0f-) with air disk device
It would be advantageous to provide a disk control device that would allow the user to perform corrupt operations.
ζO目的の丸めに、本発@に係る制御装置状、磁気ディ
スタ装置へのシークアドレス信号を変化させる加算器と
、変化したシークアドレス信号に倫O加算l1iIの出
力信号を結びつけこれによって1つの磁気ディスク装置
を仮想的に複数台O1l気ディスク装置が存在するよう
にシータアドレス*換を行なう論理和回路とを有して構
成したもOである。To round off the purpose of ζO, the control device according to the present invention includes an adder that changes the seek address signal to the magnetic disk device, and connects the output signal of the adder l1iI to the changed seek address signal, thereby creating one magnetic This is a configuration in which a disk device is configured with an OR circuit that performs theta address conversion so that a plurality of virtual disk devices exist.
以下、本発明を、図面を参照しながら、夾jIIIIK
’j%/hて説−する。The present invention will be described below with reference to the drawings.
Let's say 'j%/h.
IIII状本発明の実施例に係る磁気ディスク制御俟置
!011路を系統的に示したft2ツタ図である。III. Magnetic disk control arrangement according to an embodiment of the present invention! It is a ft2 ivy diagram systematically showing the 011 road.
ζOS論儒てa1傭の磁気ディスク装置3に対して、3
個のコンビエータシステムle 1’、 1’と、
3個01算器It ls’t @“ と、1個の論
理和回路$とを有して−る。まず、コンビエータシステ
ム宜からO1l気ディスク制御信号Oうち、シークアド
レス信号−が加算器Sに加えられる。加算器5の一方の
入力部には固定値発生回路40出力償号1・が接続され
、これによってシークアドレス信号参に成る一定値が加
えられて変化する。他の加算器5′・ 1IIKも同様
に固定値発生回路4’e 4’が接続されてか)、それ
ぞれ各コンビス−タフステ五毎に異なつえ値が加えられ
るようKtりている。加算器SO出出力寺号11紘−)
回路Cを通して論理和開路IKmえられる。f−)回路
6はr−)制御信号7によって加算器SOaO信号を選
択する。他のグー)It路s’e g’も同様にそれぞ
れam算器s’p m“の出力信号を選択する。論理和
回路1d加算器Sからの変化し九シークアドレス信号に
倫加算器5′またはS′の出力信号を結びつけて磁気デ
ィスク装置3へ出力し、これによって磁気ディスク装装
置3に複数個OOシリンダ0トツツクを仮想的につくる
。In contrast to the magnetic disk device 3 of A1 based on ζOS theory, 3
comviator systems le 1', 1',
It has three 01 calculators and one logical sum circuit. First, from the combiator system, the seek address signal of the 01 disk control signals is sent to the adder. One input of the adder 5 is connected to the output coder 1 of the fixed value generating circuit 40, which changes the seek address signal by adding a constant value to it. 5' and 1IIK are similarly connected to fixed value generating circuits 4'e and 4', respectively, so that a different value can be added to each combination. 11 Hiro-)
Through the circuit C, an OR open circuit IKm is established. f-) The circuit 6 selects the adder SOaO signal by means of the r-) control signal 7. Similarly, the output signals of the am calculators s'p m'' are selected for the other G) It paths s'e g'. The output signals of ' or S' are combined and outputted to the magnetic disk device 3, thereby virtually creating a plurality of OO cylinder 0 stocks in the magnetic disk device 3.
以上の如り、本発明で紘、磁気ディスク装置OIジョエ
ンダ動作でシークアドレス信号に一定値を加えてシーク
アドレス変換を行ない、1台OIk気ディスク装置を複
数台O1m気ディスク装置が存在するかOように動作さ
せ+ヒとかで龜、とれによって複数Oコンピュータシス
テムが1 台C)@気ディスク装置からデートロード動
作等を行なうヒとができる。As described above, in the present invention, in the magnetic disk device OI jointer operation, a certain value is added to the seek address signal to perform seek address conversion, and whether there are multiple OIk disk devices or O1m disk devices exists. By operating it in this way, you can use multiple computer systems to perform date loading operations from a disk device.
図YIjJ紘本発明O爽施例に係る磁気ディスク制御装
置の系統的tkWA路図である・
IN−コンビエータシステム、
念−磁気ディスク制御装置、
3−11気デイスク装置、
4−一定値発生回路、5−・加算器、
@−r−)回路、 畠−輪曹和一路。
]
手続補正書(方式)
%式%
1、事件の表示
昭和!s6年 特許 願第129618!号2、発l
lO名称 磁気ディスク制御装置3、 補正をする者
事件との関係 特許出願人
住 所 東京都港区芝五丁目33誉1号氏 名(名称)
(428)日本電気株式会社代表者関本忠弘
4、代理人
6、 補正により増加する発明の数
内容についての補正はない。Figure YIjJHiro is a systematic tkWA diagram of a magnetic disk control device according to an embodiment of the present invention.IN-Comviator system, Nen-Magnetic disk control device, 3-11 disk device, 4-Constant value generation circuit , 5-・Adder, @-r-) circuit, Hatake-Rinsowaichiro. ] Procedural amendment (method) % formula % 1. Display of the incident Showa! s6 patent application No. 129618! No. 2, Issue 1
1O name Magnetic disk control device 3, relationship to the case of the person making the amendment Patent applicant address Homare 1, 5-33 Shiba, Minato-ku, Tokyo Name (name)
(428) NEC Corporation Representative Tadahiro Sekimoto 4, Attorney 6 There is no amendment regarding the content of the number of inventions that will be increased by the amendment.
Claims (1)
加えて鹸−号を変化適量る加算器と、倫の加算IIO出
力信号を前記の変化し九シータアドレス償号に紬びつけ
る論理和回路とを有し、これによってi′)o磁気ディ
スク装置を複数台O磁気ディスク装置が存在するかのよ
うに見せるシークアドレス変換を行なうようにしたこと
を特徴とする磁気ディス戸制御装置。Seek address compensation for the magnetic disk device - An adder that adds a constant IK value and changes the Ken-number appropriately, and an OR circuit that connects the addition IIO output signal of Rin to the above-mentioned changed nine-theta address compensation code. 1. A magnetic disk door control device characterized in that it performs seek address conversion that makes it appear as if a plurality of magnetic disk devices exist.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12966281A JPS5831463A (en) | 1981-08-19 | 1981-08-19 | Magnetic disk controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12966281A JPS5831463A (en) | 1981-08-19 | 1981-08-19 | Magnetic disk controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5831463A true JPS5831463A (en) | 1983-02-24 |
Family
ID=15015041
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12966281A Pending JPS5831463A (en) | 1981-08-19 | 1981-08-19 | Magnetic disk controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5831463A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59155582A (en) * | 1983-02-25 | 1984-09-04 | Fuji Shoten:Kk | Air driven pump for transfer of liquid |
JPS6034546U (en) * | 1983-08-13 | 1985-03-09 | 三菱重工業株式会社 | piston for engine |
JPS6065361U (en) * | 1983-10-13 | 1985-05-09 | 株式会社小松製作所 | Piston for internal combustion engine assembly |
JPS60178345U (en) * | 1984-05-08 | 1985-11-27 | 三菱重工業株式会社 | Piston for internal combustion engine |
JPS6192745U (en) * | 1984-11-21 | 1986-06-16 | ||
JPS6214148U (en) * | 1985-07-12 | 1987-01-28 |
-
1981
- 1981-08-19 JP JP12966281A patent/JPS5831463A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59155582A (en) * | 1983-02-25 | 1984-09-04 | Fuji Shoten:Kk | Air driven pump for transfer of liquid |
JPS6034546U (en) * | 1983-08-13 | 1985-03-09 | 三菱重工業株式会社 | piston for engine |
JPS6065361U (en) * | 1983-10-13 | 1985-05-09 | 株式会社小松製作所 | Piston for internal combustion engine assembly |
JPS60178345U (en) * | 1984-05-08 | 1985-11-27 | 三菱重工業株式会社 | Piston for internal combustion engine |
JPS6192745U (en) * | 1984-11-21 | 1986-06-16 | ||
JPH0435562Y2 (en) * | 1984-11-21 | 1992-08-24 | ||
JPS6214148U (en) * | 1985-07-12 | 1987-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01204138A (en) | Arithmetic circuit | |
JPH04111127A (en) | Arithmetic processor | |
JPS6410356A (en) | Signal generator | |
JPS5831463A (en) | Magnetic disk controller | |
KR102149509B1 (en) | method for compressing and decompressing configuration data | |
US6314507B1 (en) | Address generation unit | |
US6904515B1 (en) | Multi-instruction set flag preservation apparatus and method | |
NL8301669A (en) | MICROCOMPUTER SYSTEM WITH TWO CENTRAL PROCESSING UNITS. | |
JPS63245522A (en) | Microprocessor | |
KR890007164A (en) | Digital data processor and method | |
SU1578709A2 (en) | Device for summation of binary numbers | |
JPH05334075A (en) | Digital processor | |
JPH1115641A (en) | Multiplier using redundant binary adder | |
JPS60157635A (en) | Microprogram controller | |
JPH01145730A (en) | Data destination control system | |
JPH04101214A (en) | Absolute value generator | |
JPH04142640A (en) | Address converter | |
JPH04333152A (en) | Address generating circuit | |
JPH03246726A (en) | Address generator | |
JPS6214521A (en) | Logic circuit | |
JPH04195895A (en) | Ic memory | |
JPS63236154A (en) | Dma control circuit | |
JPS5822456A (en) | Digital logical device | |
JPS61166635A (en) | Data bus system | |
JPH03282618A (en) | Data processing circuit |