JPS5826660B2 - Takoushitsu Silicon Noseizouhouhou - Google Patents

Takoushitsu Silicon Noseizouhouhou

Info

Publication number
JPS5826660B2
JPS5826660B2 JP50123553A JP12355375A JPS5826660B2 JP S5826660 B2 JPS5826660 B2 JP S5826660B2 JP 50123553 A JP50123553 A JP 50123553A JP 12355375 A JP12355375 A JP 12355375A JP S5826660 B2 JPS5826660 B2 JP S5826660B2
Authority
JP
Japan
Prior art keywords
silicon
porous silicon
silicon substrate
predetermined region
selectively
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP50123553A
Other languages
Japanese (ja)
Other versions
JPS5246340A (en
Inventor
孝生 梶原
数利 長野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP50123553A priority Critical patent/JPS5826660B2/en
Publication of JPS5246340A publication Critical patent/JPS5246340A/en
Publication of JPS5826660B2 publication Critical patent/JPS5826660B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Element Separation (AREA)
  • Weting (AREA)

Description

【発明の詳細な説明】 本発明は選択的多孔質シリコンの生成方法に関するもの
である。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for producing selectively porous silicon.

シリコン基体を電解質溶液たとえば弗化水素酸水溶液に
浸漬し、陽極処理を施こすとシリコン基体主表面に多孔
質シリコンが生成される。
When a silicon substrate is immersed in an electrolyte solution, such as an aqueous hydrofluoric acid solution, and anodized, porous silicon is generated on the main surface of the silicon substrate.

多孔質シリコンはシリコン単結晶に比べ熱酸化速度が極
めて速く、かつ低温度での熱酸化も可能であるので、低
温度短時間の熱酸化で厚い酸化硅素膜を得ることができ
、ICの素子間絶縁分離への応用が試みられている。
Porous silicon has an extremely fast thermal oxidation rate compared to single crystal silicon, and can also be thermally oxidized at low temperatures, making it possible to obtain a thick silicon oxide film through thermal oxidation at low temperatures for a short period of time, making it ideal for IC elements. Attempts are being made to apply this to insulation separation between the two.

その際、多孔質シリコンをシリコン基体主表面に選択的
に生成しなければならない。
At that time, porous silicon must be selectively generated on the main surface of the silicon substrate.

従来、シリコン基体に選択的に多孔質シリコンを生成す
るには、シリコン基体主表面に選択的に耐電解質溶液性
膜たとえば窒化硅素膜を被着し、陽極処理を行なってい
た。
Conventionally, in order to selectively produce porous silicon on a silicon substrate, an electrolyte solution-resistant film, such as a silicon nitride film, was selectively deposited on the main surface of the silicon substrate and anodized.

かかる方法により選択的に多孔質シリコンを生成すると
、第1図に示すように多孔質シリコンは横方向にも広が
って生成される。
When porous silicon is selectively produced by such a method, the porous silicon is produced in a manner that extends in the lateral direction as shown in FIG.

1はシリコン基体、2は窒化硅素膜、3は多孔質シリコ
ン、4は多孔質シリコンの横方向広がりである。
1 is a silicon substrate, 2 is a silicon nitride film, 3 is porous silicon, and 4 is a lateral extension of the porous silicon.

我々の実験によると横方向広がり4は多孔質シリコン3
の膜厚の0.7〜0.9にも達している。
According to our experiments, the lateral extent 4 is porous silicon 3
The film thickness reaches 0.7 to 0.9.

選択的多孔質シリコンの生成において、横方向広がりが
生じることは、多孔質シリコンをICやLSIなどに適
用した場合に集積度の向上を妨げることになる。
In the selective production of porous silicon, the occurrence of lateral spreading hinders the improvement of the degree of integration when porous silicon is applied to ICs, LSIs, and the like.

本発明は横方向広がりの生じない選択的多孔質シリコン
の製造方法を提供するものである。
The present invention provides a method for producing selectively porous silicon without lateral spreading.

多孔質シリコンが横方向に広がって生成されるのは、陽
極処理による電流がシリコン基体の裏面全体から選択的
領域へ集中する為である。
Porous silicon is produced with lateral expansion because the current caused by the anodization is concentrated in selective areas from the entire back surface of the silicon substrate.

それ数多孔質シリコンの横方向広がりをなくすには、電
流通路を裏面から選択的領域へ末広がりとなるように設
ければよいことがわかる。
It can be seen that in order to eliminate the lateral spread of porous silicon, it is sufficient to provide a current path that spreads from the back surface to a selective region.

電流通路を上述したように設けるにはシリコン基体の裏
面のコンタクト領域を選択的多孔質シリコンの領域に等
しいかあるいは小さくすればよい。
To provide the current path as described above, the contact area on the backside of the silicon substrate can be made equal to or smaller than the area of selectively porous silicon.

以下本発明の一実施例を図面と共に説明する。An embodiment of the present invention will be described below with reference to the drawings.

第2図は本発明の一実施例における基板断面を示すもの
である。
FIG. 2 shows a cross section of a substrate in an embodiment of the present invention.

aはシリコン基体1の主表面11に選択的に窒化硅素膜
2を被覆し、1の裏面12に多孔質シリコンを生成すべ
き領域13に等しいかあるいは小さい領域14に金属電
極層15を蒸着により形成した後、陽極処理により多孔
質シリコン3を生成したものである。
a selectively covers the main surface 11 of the silicon substrate 1 with a silicon nitride film 2, and deposits a metal electrode layer 15 on the back surface 12 of the substrate 1 in a region 14 that is equal to or smaller than the region 13 in which porous silicon is to be formed. After the formation, porous silicon 3 is generated by anodizing.

同図すは同図aにおいて金属電極15を形成する前にシ
リコン基体1と金属電極層15のコンタクトをより良く
取るために基体1と同−導電線不純物拡散層16を設け
たものである。
The figure shows an example in which a conductive wire impurity diffusion layer 16 is provided on the silicon substrate 1 and the metal electrode layer 15 in order to make better contact with the silicon substrate 1 and the metal electrode layer 15 before forming the metal electrode 15 in FIG.

かかる方法により多孔質シリコン3の横方向広がり4を
生じなくすることができた。
By this method, it was possible to prevent the lateral expansion 4 of the porous silicon 3 from occurring.

第3図は本発明の他の実施例である。FIG. 3 shows another embodiment of the invention.

多孔質シリコンの生成方法にはシリコン基体自体を陽極
電極として用いる方法と、シリコン基体の裏面を導電性
性質を有する液体あるいは電解質溶液すなわち電極液に
接触させることにより電極を取る本発明者らの提案にか
かる間接電極方法があり、本実施例は後者の方法による
横方向広がりの生じない多孔質シリコンの生成方法であ
る。
Porous silicon can be produced by using the silicon substrate itself as an anode electrode, or by bringing the back surface of the silicon substrate into contact with a conductive liquid or an electrolyte solution, i.e., an electrode solution, which the inventors have proposed. There is an indirect electrode method, and this example is a method for producing porous silicon that does not cause lateral spreading using the latter method.

aはシリコン基体1の主表面11に選択的に窒化硅素膜
2を被着し、1の裏面12に多孔質シリコンを生成すべ
き領域13に等しいかあるいは小さい領域14以下の領
域18に窒化硅素膜17を選択的に被着し、間接電極方
法により多孔質シリコン3を生成したものである。
a silicon nitride film 2 is selectively deposited on the main surface 11 of the silicon substrate 1, and a silicon nitride film 2 is deposited on the back surface 12 of the silicon substrate 1 in a region 18 equal to or smaller than the region 13 where porous silicon is to be formed. A porous silicon 3 is produced by selectively depositing a film 17 and using an indirect electrode method.

同図すは領域14にシリコン基体1と電解液とのコンタ
クトをより良く取るために基体1と同−導電線不純物拡
散層16を設けたものである。
In the figure, a conductive line impurity diffusion layer 16 is provided in the region 14 to improve contact between the silicon substrate 1 and the electrolyte.

かかる方法により多孔質シリコン3の横方向広がり4を
生じなくすることができた。
By this method, it was possible to prevent the lateral expansion 4 of the porous silicon 3 from occurring.

本実施例では選択的多孔質シリコン生成のマスクとして
窒化硅素膜を用いたが、限定されるものではなく耐電解
質溶液性被膜であれば良い。
In this example, a silicon nitride film was used as a mask for selectively producing porous silicon, but the mask is not limited to this, and any film that is resistant to electrolyte solutions may be used.

また第3図において、シリコン基体の裏面の選択的にコ
ンタクトを取るためのマスクとして窒化硅素膜を用いた
が、これも限定されるものではなく、耐電極液性被膜で
あれば良い。
Further, in FIG. 3, a silicon nitride film is used as a mask for selectively contacting the back surface of the silicon substrate, but this is not limited either, and any film that is resistant to electrode liquid may be used.

またコンタクトをより良く取るためのシリコン基体裏面
の不純物拡散層16は領域14に限定されるものではな
い。
Furthermore, the impurity diffusion layer 16 on the back surface of the silicon substrate for better contact is not limited to the region 14.

以上述べたように、本発明によると横方向広がりの生じ
ない選択的多孔質シリコンを生成することが可能となる
As described above, according to the present invention, it is possible to produce selectively porous silicon that does not spread in the lateral direction.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の方法により多孔質シリコンの作成された
シリコン基板の構造断面図、第2図a。 bは本発明の一実施例における多孔質シリコンの作成過
程のシリコン基板の構造図、第3図a、bは同他の実施
例のシリコン基板の構造図である。 1・・・・・・シリコン基体、2・・・・・・窒化硅素
膜、3・・・多孔質シリコン、11・・・・・・シリコ
ン基体主表面、12・・・・・・シリコン基体裏面、1
3・・・・・・選択的多孔質シリコン生成領域、14・
・・・・・コンタクト領域、15・・・・・・金属電極
層、16・・・・・・不純物拡散層、17・・・・・・
窒化硅素膜、18・・・・・・コンタクト以外の領域。
FIG. 1 is a structural cross-sectional view of a silicon substrate on which porous silicon is formed by a conventional method, and FIG. 2a is a cross-sectional view of the structure. FIG. 3b is a structural diagram of a silicon substrate in the process of producing porous silicon in one embodiment of the present invention, and FIGS. 3a and 3b are structural diagrams of a silicon substrate in another embodiment. DESCRIPTION OF SYMBOLS 1...Silicon base, 2...Silicon nitride film, 3...Porous silicon, 11...Silicon base main surface, 12...Silicon base Back side, 1
3...Selective porous silicon generation region, 14.
... Contact region, 15 ... Metal electrode layer, 16 ... Impurity diffusion layer, 17 ...
Silicon nitride film, 18... area other than contact.

Claims (1)

【特許請求の範囲】 1 シリコン基体の一方の主面に多孔質シリコンを形成
すべき所定の領域に開口部を有する絶縁被膜を形成する
工程、前記基体の他方の主面に前記所定の領域に対応し
、前記所定の領域に形成した前記開口部より小さい領域
を有する電極部を形成する工程、および前記電極部を用
いて前記所定の領域に陽極処理により多孔質シリコンを
形成する工程とを含むことを特徴とする多孔質シリコン
の製造方法。 2 上記電極部が、多孔質シリコンを形成すべき所定の
領域に対応し、前記所定の領域に形成した絶縁被膜の開
口部より小さい開口部を有する線環被膜よりなることを
特徴とする特許請求の範囲第1項に記載の多孔質シリコ
ンの製造方法。
[Scope of Claims] 1. A step of forming an insulating film having an opening in a predetermined region in which porous silicon is to be formed on one main surface of a silicon substrate; Correspondingly, the method includes a step of forming an electrode portion having an area smaller than the opening formed in the predetermined region, and a step of forming porous silicon in the predetermined region by anodizing using the electrode portion. A method for producing porous silicon, characterized by: 2. A patent claim characterized in that the electrode portion is made of a wire ring coating that corresponds to a predetermined region in which porous silicon is to be formed and has an opening that is smaller than the opening of the insulating coating formed in the predetermined region. A method for producing porous silicon according to item 1.
JP50123553A 1975-10-13 1975-10-13 Takoushitsu Silicon Noseizouhouhou Expired JPS5826660B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50123553A JPS5826660B2 (en) 1975-10-13 1975-10-13 Takoushitsu Silicon Noseizouhouhou

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50123553A JPS5826660B2 (en) 1975-10-13 1975-10-13 Takoushitsu Silicon Noseizouhouhou

Publications (2)

Publication Number Publication Date
JPS5246340A JPS5246340A (en) 1977-04-13
JPS5826660B2 true JPS5826660B2 (en) 1983-06-04

Family

ID=14863440

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50123553A Expired JPS5826660B2 (en) 1975-10-13 1975-10-13 Takoushitsu Silicon Noseizouhouhou

Country Status (1)

Country Link
JP (1) JPS5826660B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6049422U (en) * 1983-09-14 1985-04-06 東京瓦斯株式会社 Tester for inspecting gas appliances and gas supply equipment

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4306951A (en) * 1980-05-30 1981-12-22 International Business Machines Corporation Electrochemical etching process for semiconductors
JPH10340885A (en) * 1997-06-06 1998-12-22 Tokai Rika Co Ltd Anode-forming method in silicon substrate

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51123581A (en) * 1975-04-14 1976-10-28 Ibm Completely dielectric isolated semiconductor device and method of producing same

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51123581A (en) * 1975-04-14 1976-10-28 Ibm Completely dielectric isolated semiconductor device and method of producing same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6049422U (en) * 1983-09-14 1985-04-06 東京瓦斯株式会社 Tester for inspecting gas appliances and gas supply equipment

Also Published As

Publication number Publication date
JPS5246340A (en) 1977-04-13

Similar Documents

Publication Publication Date Title
US3881971A (en) Method for fabricating aluminum interconnection metallurgy system for silicon devices
US3939047A (en) Method for fabricating electrode structure for a semiconductor device having a shallow junction
US3864217A (en) Method of fabricating a semiconductor device
US3351825A (en) Semiconductor device having an anodized protective film thereon and method of manufacturing same
US3724065A (en) Fabrication of an insulated gate field effect transistor device
JPS6025901B2 (en) Method of manufacturing integrated circuit device
JPS5826660B2 (en) Takoushitsu Silicon Noseizouhouhou
US3785937A (en) Thin film metallization process for microcircuits
JPS6132421A (en) Manufacture of semiconductor device
JP2754693B2 (en) Manufacturing method of plated electrode
US4429453A (en) Process for anodizing surface of gate contact of controlled rectifier having interdigitated gate and emitter contacts
JP2938152B2 (en) Semiconductor device and manufacturing method thereof
KR960006339B1 (en) Fabricating method of semiconductor device
JP2581542B2 (en) Semiconductor nonvolatile memory and method of manufacturing the same
JPS5940306B2 (en) Denkai Koukahandou Taisouchinoseizouhouhou
JP2579629B2 (en) Semiconductor electrode formation method
JPS6050334B2 (en) semiconductor equipment
JPS5844600Y2 (en) semiconductor element
JPS581542B2 (en) Manufacturing method of semiconductor integrated circuit
JPH0358414A (en) Manufacture of semiconductor device
JPH0342837A (en) Manufacture of semiconductor device and semiconductor device
JPH0618236B2 (en) Method for manufacturing semiconductor device
JPS6324645A (en) Manufacture of semiconductor device
JPS58127345A (en) Preparation of semiconductor device
JPS62142342A (en) Semiconductor device