JPS5824948A - オペランドのアドレス指定方法 - Google Patents

オペランドのアドレス指定方法

Info

Publication number
JPS5824948A
JPS5824948A JP12192381A JP12192381A JPS5824948A JP S5824948 A JPS5824948 A JP S5824948A JP 12192381 A JP12192381 A JP 12192381A JP 12192381 A JP12192381 A JP 12192381A JP S5824948 A JPS5824948 A JP S5824948A
Authority
JP
Japan
Prior art keywords
instruction
operand
address
program
execution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12192381A
Other languages
English (en)
Japanese (ja)
Other versions
JPS645333B2 (US06272168-20010807-M00014.png
Inventor
Shingo Matsumoto
真悟 松本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd filed Critical Fuji Xerox Co Ltd
Priority to JP12192381A priority Critical patent/JPS5824948A/ja
Publication of JPS5824948A publication Critical patent/JPS5824948A/ja
Publication of JPS645333B2 publication Critical patent/JPS645333B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
JP12192381A 1981-08-05 1981-08-05 オペランドのアドレス指定方法 Granted JPS5824948A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12192381A JPS5824948A (ja) 1981-08-05 1981-08-05 オペランドのアドレス指定方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12192381A JPS5824948A (ja) 1981-08-05 1981-08-05 オペランドのアドレス指定方法

Publications (2)

Publication Number Publication Date
JPS5824948A true JPS5824948A (ja) 1983-02-15
JPS645333B2 JPS645333B2 (US06272168-20010807-M00014.png) 1989-01-30

Family

ID=14823254

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12192381A Granted JPS5824948A (ja) 1981-08-05 1981-08-05 オペランドのアドレス指定方法

Country Status (1)

Country Link
JP (1) JPS5824948A (US06272168-20010807-M00014.png)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54163642A (en) * 1978-06-15 1979-12-26 Mitsubishi Electric Corp Subroutine control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54163642A (en) * 1978-06-15 1979-12-26 Mitsubishi Electric Corp Subroutine control system

Also Published As

Publication number Publication date
JPS645333B2 (US06272168-20010807-M00014.png) 1989-01-30

Similar Documents

Publication Publication Date Title
US4675806A (en) Data processing unit utilizing data flow ordered execution
US4414627A (en) Main memory control system
US3983539A (en) Polymorphic programmable units employing plural levels of sub-instruction sets
US3839705A (en) Data processor including microprogram control means
US3983541A (en) Polymorphic programmable units employing plural levels of phased sub-instruction sets
US3585605A (en) Associative memory data processor
EP0779584B1 (en) Apparatus for storing information for a host processor
US4491908A (en) Microprogrammed control of extended integer and commercial instruction processor instructions through use of a data type field in a central processor unit
US5600807A (en) Programmable controller capable of updating a user program during operation by switching between user program memories
US4394729A (en) Jump return stack
US5179691A (en) N-byte stack-oriented CPU using a byte-selecting control for enhancing a dual-operation with an M-byte instruction word user program where M<N<2M
JPS5824948A (ja) オペランドのアドレス指定方法
US5893928A (en) Data movement apparatus and method
US4404629A (en) Data processing system with latch for sharing instruction fields
JPH0821009B2 (ja) チャネル制御装置のイニシャライズ方法及びそのイニシャライズのためのシステム
US6766438B1 (en) RISC processor with a debug interface unit
JPS6116334A (ja) デ−タ処理装置
JPS62120542A (ja) 情報処理装置
JP2506591B2 (ja) 補助処理装置
KR910008384B1 (ko) 가,감산을 이용한 프로그래머블 로직 콘트롤러의 입출력 번지지정 방법
JPS6393045A (ja) マイクロプログラム制御装置
JPS59167766A (ja) メモリアクセス方式
JPS5870361A (ja) 入力制御方式
JPH05257698A (ja) 電子計算機
JPS608943A (ja) 多岐分岐制御方式