JPS5822456A - デイジタル論理装置 - Google Patents
デイジタル論理装置Info
- Publication number
- JPS5822456A JPS5822456A JP56120411A JP12041181A JPS5822456A JP S5822456 A JPS5822456 A JP S5822456A JP 56120411 A JP56120411 A JP 56120411A JP 12041181 A JP12041181 A JP 12041181A JP S5822456 A JPS5822456 A JP S5822456A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- fault
- pseudo
- output
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56120411A JPS5822456A (ja) | 1981-07-30 | 1981-07-30 | デイジタル論理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56120411A JPS5822456A (ja) | 1981-07-30 | 1981-07-30 | デイジタル論理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5822456A true JPS5822456A (ja) | 1983-02-09 |
| JPS6141425B2 JPS6141425B2 (cs) | 1986-09-16 |
Family
ID=14785551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56120411A Granted JPS5822456A (ja) | 1981-07-30 | 1981-07-30 | デイジタル論理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5822456A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01254324A (ja) * | 1987-12-21 | 1989-10-11 | Matsushita Electric Works Ltd | 金属板の加工方法 |
-
1981
- 1981-07-30 JP JP56120411A patent/JPS5822456A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6141425B2 (cs) | 1986-09-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3470542A (en) | Modular system design | |
| EP0227696A1 (en) | On chip test system for configurable gate arrays | |
| JPS61292414A (ja) | プログラム可能な論理アレイ | |
| JP2823475B2 (ja) | テスト・パターン発生装置 | |
| JPS5822456A (ja) | デイジタル論理装置 | |
| US4847616A (en) | Mode selection circuit | |
| US4197587A (en) | Correction circuit for arithmetic operations with non-hexadecimal operands in hexadecimal arithmetic units | |
| JPH0192673A (ja) | カウンタ・テスト装置 | |
| JPS578858A (en) | Integrated circuit package | |
| JPH0567949A (ja) | フリツプフロツプ回路 | |
| SU832711A1 (ru) | Резервированное триггерное устрой-CTBO | |
| JPH05236026A (ja) | デジタル信号監視回路 | |
| JPS63282844A (ja) | 仮想cpuフラグ生成装置 | |
| JPH0713313Y2 (ja) | 入出力制御回路 | |
| JP2806459B2 (ja) | フリップフロップが評価可能な論理シミュレーション装置 | |
| JPS60124745A (ja) | 論理シミュレ−ション方式 | |
| JPH0242369A (ja) | カウンタのテスト回路 | |
| JPS59111418A (ja) | タイマ回路 | |
| JPS6095370A (ja) | 集積回路装置 | |
| GB806041A (en) | Improvements in or relating to electronic control circuits employing multi-cathode gas-filled tubes | |
| JPH0743798B2 (ja) | 自動動作確認試験装置 | |
| JPS61122748A (ja) | 演算lsi | |
| JPH0448390A (ja) | 論理回路のシミュレーション方法 | |
| JPS6278660A (ja) | デ−タ転送装置 | |
| JPS61114171A (ja) | ロジツクタイミングアナライザのトリガ方式 |