JPS58209141A - 図形編集装置 - Google Patents
図形編集装置Info
- Publication number
- JPS58209141A JPS58209141A JP57091242A JP9124282A JPS58209141A JP S58209141 A JPS58209141 A JP S58209141A JP 57091242 A JP57091242 A JP 57091242A JP 9124282 A JP9124282 A JP 9124282A JP S58209141 A JPS58209141 A JP S58209141A
- Authority
- JP
- Japan
- Prior art keywords
- vector
- data
- inspection
- informations
- point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57091242A JPS58209141A (ja) | 1982-05-31 | 1982-05-31 | 図形編集装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57091242A JPS58209141A (ja) | 1982-05-31 | 1982-05-31 | 図形編集装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58209141A true JPS58209141A (ja) | 1983-12-06 |
| JPH0379743B2 JPH0379743B2 (enrdf_load_stackoverflow) | 1991-12-19 |
Family
ID=14020947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57091242A Granted JPS58209141A (ja) | 1982-05-31 | 1982-05-31 | 図形編集装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58209141A (enrdf_load_stackoverflow) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0498466A (ja) * | 1990-08-10 | 1992-03-31 | Fujitsu Ltd | 要素配置装置 |
| JPH04130966A (ja) * | 1990-09-21 | 1992-05-01 | Nec Corp | Cadシステム |
| JPH05225264A (ja) * | 1992-03-18 | 1993-09-03 | Hitachi Ltd | 設計支援方法およびその装置 |
| JP2008226011A (ja) * | 2007-03-14 | 2008-09-25 | Fujitsu Ltd | 図形データの距離測定方法及び距離測定装置 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5033372B2 (ja) | 2006-07-26 | 2012-09-26 | カルソニックカンセイ株式会社 | 圧縮機 |
-
1982
- 1982-05-31 JP JP57091242A patent/JPS58209141A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0498466A (ja) * | 1990-08-10 | 1992-03-31 | Fujitsu Ltd | 要素配置装置 |
| JPH04130966A (ja) * | 1990-09-21 | 1992-05-01 | Nec Corp | Cadシステム |
| JPH05225264A (ja) * | 1992-03-18 | 1993-09-03 | Hitachi Ltd | 設計支援方法およびその装置 |
| JP2008226011A (ja) * | 2007-03-14 | 2008-09-25 | Fujitsu Ltd | 図形データの距離測定方法及び距離測定装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0379743B2 (enrdf_load_stackoverflow) | 1991-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9047437B2 (en) | Method, system and software for accessing design rules and library of design features while designing semiconductor device layout | |
| US6480993B1 (en) | Accurate layout modeling for centerline-based detail routing | |
| US5681674A (en) | Method of designing mask pattern or direct depicting pattern on a wafer for forming a semiconductor integrated circuit and design rule confirmation method | |
| JPS58209141A (ja) | 図形編集装置 | |
| CN108090453A (zh) | 一种在版图中自动提取pad信息的方法 | |
| KR101041263B1 (ko) | 레티클 검증 시스템 및 프로그램이 기록된 기록매체 | |
| CN112949242B (zh) | 遮光带版图绘制方法、光罩版图绘制方法及光罩版图 | |
| JPH1167923A (ja) | 半導体集積回路とその配線配置方法、および該方法を記録した記録媒体 | |
| JP3736034B2 (ja) | 半導体製造用レチクルの製造方法およびその装置 | |
| US7139997B1 (en) | Method and system for checking operation of a mask generation algorithm | |
| JP2580772B2 (ja) | プリント配線板回路設計規則検証装置 | |
| US9448706B2 (en) | Loop removal in electronic design automation | |
| JP2002072438A (ja) | 露光パターン検図装置及び露光パターン検図方法 | |
| JP4071546B2 (ja) | 半導体装置の回路設計支援装置およびレイアウト変更方法 | |
| US6721934B2 (en) | IC element layout data display system | |
| JPH06223125A (ja) | Cad図面変更箇所表示方法および装置 | |
| JPH09190460A (ja) | 設計工程管理装置 | |
| Cullyer et al. | Computer aided layout of microcircuits | |
| JPH0934917A (ja) | 部品番号整列方法 | |
| JP2007103711A (ja) | パターンシミュレーション方法、そのプログラム、そのプログラムを記憶した媒体、およびその装置 | |
| JPH02183554A (ja) | Icパターン設計装置 | |
| JPH02125369A (ja) | マスクデータ処理方法 | |
| JPH10232377A (ja) | 液晶表示装置用パターンレイアウト装置 | |
| JPS6059472A (ja) | Pcbcad装置におけるパタ−ンの修正方法 | |
| JPS6319073A (ja) | パタンデータの検査方法 |